參數(shù)資料
型號(hào)： AD9148-M5372-EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 40/72頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9149, ADL5372
設(shè)計(jì)資源： AD9148-M5372-EBZ Schematic
AD9148-M5372-EBZ BOM
AD9148-M5372-EBZ Gerber Files
標(biāo)準(zhǔn)包裝： 1
系列： *
Data Sheet
AD9148
Rev. B | Page 45 of 72
DEVICE SYNCHRONIZATION
SYNCHRONIZING MULTIPLE DEVICES
System demands may require that the outputs of multiple DACs
be synchronized with each other or with a system clock. Systems
that support transmit diversity or beam-forming, where multiple
antennas are used to transmit a correlated signal, require multiple
DAC outputs to be phase aligned with each other. Systems with
a time-division multiplexing transmit chain may require one or
more DACs to be synchronized with a system-level reference clock.
Multiple devices are considered synchronized to each other when
the state of the clock generation state machines is identical for all
parts and time aligned data is being read from the FIFOs of all
parts simultaneously. Devices are considered synchronized to a
system clock when there is a fixed and known relationship between
the clock generation state machine and the data being read from
the FIFO and a particular clock edge of the system clock. The
AD9148 has provisions for enabling multiple devices to be
synchronized to each other or to a system clock.
The AD9148 supports synchronization in two different modes,
data rate mode and FIFO rate mode. The two modes are
distinguished by the lowest rate clock that the synchronization
logic attempts to synchronize. In data rate mode, the input data
rate represents the lowest synchronized clock. In FIFO rate mode,
the FIFO rate, which is the data rate divided by the FIFO depth
of 8, represents the lowest rate clock. The advantage of the FIFO
rate synchronization is increased setup and hold times of DCI
relative to the CLK input. When in data rate synchronization
mode, the elasticity of the FIFO is not used to absorb timing
variations between the data source and DAC, resulting in
tighter setup and hold time requirements.
The method chosen for providing the DAC sampling clock directly
impacts the synchronization methods available. When the device
clock multiplier is used, only data rate synchronization is
available. When the DAC sampling clock is sourced directly,
both data rate mode and FIFO rate mode synchronization are
available.
SYNCHRONIZATION WITH CLOCK MULTIPLICATION
When using the clock multiplier to generate the DACCLK, the
REFCLK/SYNC input signal acts as both the reference clock for
the PLL-based clock multiplier and as the synchronization signal.
To synchronize devices, the REFCLK/SYNC signal must be
distributed with low skew to all of the devices to be synchronized.
Skew between the REFCLK/SYNC signals of different devices show
up directly as a timing mismatch at the DAC outputs.
The frequency of the REFCLK/SYNC signal is typically equal to
the input data rate. The FRAME signal and DCI signals can be
created in the FPGA along with the data. A circuit diagram of a
typical configuration is shown in Figure 53.
SYSTEM CLOCK
FPGA
LOW SKEW
CLOCK DRIVER
MATCHED
LENGTH TRACES
MATCHED
LENGTH TRACES
REFCLK/SYNC
FRAME
DCI
REFCLK/SYNC
FRAME
DCI
OUT1
OUT2
08910-
052
Figure 53. Typical Circuit Diagram for Synchronizing Devices with Clock Multiplication Enabled
相關(guān)PDF資料
PDF描述
AD9737A-EBZ BOARD EVAL FOR AD9737A
MIC2026-1YM IC DISTRIBUTION SW DUAL 8-SOIC
VI-B1L-EY CONVERTER MOD DC/DC 28V 50W
AD9706-DPG2-EBZ BOARD EVAL FOR AD9706
AD9705-DPG2-EBZ BOARD EVAL FOR AD9705
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9148-M5375-EBZ 功能描述:BOARD EVAL FOR AD9149, ADL5375 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9152BCPZ 功能描述:16 Bit Digital to Analog Converter 2 56-LFCSP-WQ (8x8) 制造商:analog devices inc. 系列:TxDAC+? 包裝:托盤 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):2 建立時(shí)間:- 輸出類型:Current - Unbuffered 差分輸出:是 數(shù)據(jù)接口:JESD204B 參考類型:內(nèi)部 電壓 - 電源，模擬:3.13 V ~ 3.47 V 電壓 - 電源，數(shù)字:1.14 V ~ 1.26 V INL/DNL（LSB）:±10，±5 架構(gòu):電流源 工作溫度:-40°C ~ 85°C 封裝/外殼:56-WFQFN 裸焊盤，CSP 供應(yīng)商器件封裝:56-LFCSP-WQ（8x8） 標(biāo)準(zhǔn)包裝:1
AD9152BCPZRL 功能描述:16 Bit Digital to Analog Converter 2 56-LFCSP-WQ (8x8) 制造商:analog devices inc. 系列:TxDAC+? 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):2 建立時(shí)間:- 輸出類型:Current - Unbuffered 差分輸出:是 數(shù)據(jù)接口:JESD204B 參考類型:內(nèi)部 電壓 - 電源，模擬:3.13 V ~ 3.47 V 電壓 - 電源，數(shù)字:1.14 V ~ 1.26 V INL/DNL（LSB）:±10，±5 架構(gòu):電流源 工作溫度:-40°C ~ 85°C 封裝/外殼:56-WFQFN 裸焊盤，CSP 供應(yīng)商器件封裝:56-LFCSP-WQ（8x8） 標(biāo)準(zhǔn)包裝:2,500
AD9152-EBZ 功能描述:AD9152 TxDAC+? Series 16 Bit 2.25G Samples Per Second Digital to Analog Converter (DAC) Evaluation Board 制造商:analog devices inc. 系列:TxDAC+? 零件狀態(tài):有效 DAC 數(shù):2 位數(shù):16 采樣率（每秒）:2.25G 數(shù)據(jù)接口:SPI 建立時(shí)間:- DAC 類型:電流 工作溫度:-40°C ~ 85°C 所含物品:板，線纜 使用的 IC/零件:AD9152 標(biāo)準(zhǔn)包裝:1
AD9152-FMC-EBZ 功能描述:AD9152 TxDAC+? Series 16 Bit 2.25G Samples Per Second Digital to Analog Converter (DAC) Evaluation Board 制造商:analog devices inc. 系列:TxDAC+? 零件狀態(tài):有效 DAC 數(shù):2 位數(shù):16 采樣率（每秒）:2.25G 數(shù)據(jù)接口:SPI 建立時(shí)間:- DAC 類型:電流 工作溫度:-40°C ~ 85°C 所含物品:板，線纜 使用的 IC/零件:AD9152 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*