- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9663 > AD9523BCPZ-REEL7 (Analog Devices Inc)IC INTEGER-N CLCK GEN 72LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9523BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 51/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTEGER-N CLCK GEN 72LFCSP |
| 標(biāo)準(zhǔn)包裝： | 400 |
| 類型： | 時鐘/頻率發(fā)生器，扇出緩沖器（分配） |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，光纖通道，SONET/SDH |
| 輸入： | CMOS |
| 輸出： | HSTL，LVCMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:14 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1GHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 72-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 72-LFCSP-VQ（10x10） |
| 包裝： | 帶卷 (TR) |
| 配用： | AD9523/PCBZ-ND - BOARD EVAL FOR AD9523 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Data Sheet
AD9523
Rev. C | Page 55 of 60
Table 56. Power-Down Control
Address
Bits
Bit Name
Description
0x233
[7:3]
Reserved
Reserved.
2
PLL1 power-down
1: power-down (default).
0: normal operation.
1
PLL2 power-down
1: power-down (default).
0: normal operation.
0
Distribution power-
down
Powers down the distribution.
1: power-down (default).
0: normal operation.
Table 57. Update All Registers
Address
Bits
Bit Name
Description
0x234
[7:1]
Reserved
Reserved.
0
IO_Update
This bit must be set to 1 to transfer the contents of the buffer registers into the active registers,
which happens on the next SCLK rising edge. This bit is self-clearing; that is, it does not have
to be set back to 0.
1 (self-clearing): update all active registers to the contents of the buffer registers.
EEPROM Buffer (Address 0xA00 to Address 0xA16)
Table 58. EEPROM Buffer Segment
Address
Bits
Bit Name
Description
0xA00
to
0xA16
[7:0]
EEPROM Buffer
Segment Register 1 to
EEPROM Buffer
Segment Register 23
The EEPROM buffer segment section stores the starting address and number of bytes that are
to be stored and read back to and from the EEPROM. Because the register space is noncontiguous,
the EEPROM controller needs to know the starting address and number of bytes in the register
space to store and retrieve from the EEPROM. In addition, there are special instructions for the
EEPROM controller: operational codes (that is, IO_Update and end-of-data) that are also
stored in the EEPROM buffer segment. The on-chip default setting of the EEPROM buffer
segment registers is designed such that all registers are transferred to/from the EEPROM, and
an IO_Update is issued after the transfer (see the Programming the EEPROM Buffer Segment
section).
EEPROM Control (Address 0xB00 to Address 0xB03)
Table 59. Status_EEPROM
Address
Bits
Bit Name
Description
0xB00
[7:1]
Reserved
Reserved.
0
Status_EEPROM
(read only)
This read-only bit indicates the status of the data transferred between the EEPROM and the
buffer register bank during the writing and reading of the EEPROM. This signal is also
available at the STATUS0 pin when Register 0x232, Bit 4 is set.
0: data transfer is complete.
1: data transfer is not complete.
Table 60. EEPROM Error Checking Readback
Address
Bits
Bit Name
Description
0xB01
[7:1]
Reserved
Reserved.
0
EEPROM data error
(read only)
This read-only bit indicates an error during the data transfer between the EEPROM and the
buffer.
0: no error; data is correct.
1: incorrect data detected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PT06A-20-16P | CONN PLUG 16 POS STRAIGHT W/PINS |
| VE-JTW-MX-F3 | CONVERTER MOD DC/DC 5.5V 75W |
| VE-JTW-MX-F2 | CONVERTER MOD DC/DC 5.5V 75W |
| ADN2805ACPZ-RL7 | IC CLK/DATA REC 1.25GBPS 32LFCSP |
| VE-JT0-MX-F4 | CONVERTER MOD DC/DC 5V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9524 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs |
| AD9524/PCBZ | 功能描述:BOARD EVAL FOR AD9524 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9524BCPZ | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9524BCPZ-REEL7 | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9525 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。