參數(shù)資料
型號: AD9641-80KITZ
廠商: Analog Devices Inc
文件頁數(shù): 18/36頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD9641
設計資源: AD9641 Gerber Files
AD9641 80KITZ BOM
標準包裝: 1
ADC 的數(shù)量: 1
位數(shù): 14
采樣率(每秒): 80M
數(shù)據(jù)接口: 串行,SPI?
輸入范圍: 1.4 ~ 2.1 Vpp
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD9641
已供物品:
Data Sheet
AD9641
Rev. B | Page 25 of 36
BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST
The AD9641 includes built-in test features designed to enable
verification of the integrity of the channel as well as facilitate
board level debugging. A BIST (built-in self-test) feature is included
that verifies the integrity of the digital datapath of the AD9641.
Various output test options are also provided to place predictable
values on the outputs of the AD9641.
BUILT-IN SELF-TEST (BIST)
The BIST is a thorough test of the digital portion of the selected
AD9641 signal path. When enabled, the test runs from an internal
pseudorandom noise (PN) source through the digital datapath
starting at the ADC block output. The BIST sequence runs
for 512 cycles and stops. The BIST signature value is placed in
Register 0x24 and Register 0x25. The outputs are not disconnected
during this test; therefore, the PN sequence can be observed as
it runs. The PN sequence can be continued from its last value or
reset from the beginning, based on the value programmed in
Register 0x0E, Bit 2. The BIST signature result varies based on
the channel configuration.
OUTPUT TEST MODES
Digital test patterns can be inserted at various points along the
signal path within the AD9641 as shown in Figure 69. The ability
to inject these signals at several locations facilitates debugging
of the JESD204A serial communication link.
Register 0x0D allows test signals generated at the output of the
ADC core to be fed directly into the input of the serial link. The
output test options available from Register 0x0D are shown in
Table 14. When an output test mode is enabled, the analog
section of the ADC is disconnected from the digital back end
blocks and the test pattern is run through the output formatting
block. Some of the test patterns are subject to output formatting,
and some are not. The seed value for the PN sequence tests can be
forced if the PN reset bits are used to hold the generator in reset
mode by setting Bit 4 or Bit 5 of Register 0x0D. These tests can
be performed with or without an analog signal (if present, the
analog signal is ignored), but they do require an encode clock.
For more information, see the AN-877 Application Note,
Interfacing to High Speed ADCs via SPI.
ADC TEST PATTERNS
14-BIT
SPI REGISTER 0x0D
BITS [3:0] ≠ 0000
JESD204A
SAMPLE
CONSTRUCTION
JESD204A TEST PATTERNS
16-BIT
SPI REGISTER 0x62 BITS [5:4] =
00 AND BITS [2:0] ≠ 000
JESD204A TEST PATTERNS
10-BIT
SPI REGISTER 0x62 BITS [5:4] =
01 AND BITS [2:0] ≠ 000
FRAME
CONSTRUCTION
SCRAMBLER
(OPTIONAL)
8-BIT/10-BIT
ENCODER
FRAMER
SERIALIZER
OUTPUT
TAIL BITS
ADC CORE
09
21
0-
05
1
Figure 69. Block Diagram Showing Digital Test Modes
相關PDF資料
PDF描述
LGU2C102MELB CAP ALUM 1000UF 160V 20% SNAP
0210490969 CABLE JUMPER 1.25MM .076M 27POS
VI-BWY-EW CONVERTER MOD DC/DC 3.3V 66W
UVZ1H682MRD CAP ALUM 6800UF 50V 20% RADIAL
AD9644-80KITZ BOARD EVALUATION FOR AD9644
相關代理商/技術參數(shù)
參數(shù)描述
AD9641BCPZ-155 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Trays 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP
AD9641BCPZ-80 功能描述:IC ADC 14BIT SRL 80MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD9641BCPZRL7-155 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP
AD9641BCPZRL7-80 功能描述:14 Bit Analog to Digital Converter 1 Input 1 Pipelined 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 位數(shù):14 采樣率(每秒):80M 輸入數(shù):1 輸入類型:差分 數(shù)據(jù)接口:JESD204A 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構:管線 參考類型:內(nèi)部 電壓 - 電源,模擬:1.7 V ~ 1.9 V 電壓 - 電源,數(shù)字:1.7 V ~ 1.9 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:32-WFQFN 裸露焊盤,CSP 供應商器件封裝:32-LFCSP-WQ(5x5) 標準包裝:1,500
AD9642 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter (ADC)