參數(shù)資料
型號(hào): AD9641-80KITZ
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 19/36頁(yè)
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD9641
設(shè)計(jì)資源: AD9641 Gerber Files
AD9641 80KITZ BOM
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 14
采樣率(每秒): 80M
數(shù)據(jù)接口: 串行,SPI?
輸入范圍: 1.4 ~ 2.1 Vpp
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD9641
已供物品:
AD9641
Data Sheet
Rev. B | Page 26 of 36
There are nine digital output test pattern options available that
can be initiated through the SPI (see Table 14 for the output bit
sequencing options). This feature is useful when validating
receiver capture and timing. Some test patterns have two serial
sequential words and can be alternated in various ways, depending
on the test pattern selected. Note that some patterns do not
adhere to the data format select option. In addition, custom
user-defined test patterns can be assigned in the user pattern
registers (Address 0x19 and Address 0x20).
The PN sequence short pattern produces a pseudorandom bit
sequence that repeats itself every 29 1 (511) bits. A description
of the PN sequence short and how it is generated can be found
in Section 5.1 of the ITU-T O.150 (05/96) recommendation.
The only difference is that the starting value must be a specific
value instead of all 1s (see Table 13 for the initial values).
The PN sequence long pattern produces a pseudorandom bit
sequence that repeats itself every 223 1 (8,388,607) bits.
A description of the PN sequence long and how it is generated
can be found in Section 5.6 of the ITU-T O.150 (05/96) standard.
The only differences are that the starting value must be a specific
value instead of all 1s (see Table 13 for the initial values) and
that the AD9641 inverts the bit stream with relation to the ITU-T
standard.
Table 13. PN Sequence
Sequence
Initial
Value
First Three Output Samples
(MSB First)
PN Sequence Short
0x0092
0x125B, 0x3C9A, 0x2660
PN Sequence Long
0x3AFF
0x3FD7, 0x0002, 0x36E0
Register 0x62 allows patterns that are similar to those described
in Table 14 to be input at different points along the datapath.
This allows the user to provide predictable output data on the
serial link without it having been manipulated by the internal
formatting logic. Refer to Table 17 for additional information
on the test modes available in Register 0x62.
Table 14. Flexible Output Test Modes from SPI Register 0x0D
Output Test Mode
Bit Sequence
Pattern Name
Digital Output Word 1 (Default
Twos Complement Format)
Digital Output Word 2 (Default
Twos Complement Format)
Subject to Data
Format Select
0000
Off (default)
Not applicable
Yes
0001
Midscale short
00 0000 0000 0000
Same
Yes
0010
+Full-scale short
01 1111 1111 1111
Same
Yes
0011
Full-scale short
10 0000 0000 0000
Same
Yes
0100
Checkerboard
10 1010 1010 1010
01 0101 0101 0101
No
0101
PN sequence long
Not applicable
Yes
0110
PN sequence short
Not applicable
Yes
0111
One-/zero-word toggle
1111 1111 1111
0000 0000 0000
No
1000
User test mode
User data from Register 0x19 to
Register 0x20
User data from Register 0x19 to
Register 0x20
Yes
1001 to 1110
Not used
Not applicable
1111
Ramp output
N
N + 1
No
相關(guān)PDF資料
PDF描述
LGU2C102MELB CAP ALUM 1000UF 160V 20% SNAP
0210490969 CABLE JUMPER 1.25MM .076M 27POS
VI-BWY-EW CONVERTER MOD DC/DC 3.3V 66W
UVZ1H682MRD CAP ALUM 6800UF 50V 20% RADIAL
AD9644-80KITZ BOARD EVALUATION FOR AD9644
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9641BCPZ-155 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Trays 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP
AD9641BCPZ-80 功能描述:IC ADC 14BIT SRL 80MSPS 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
AD9641BCPZRL7-155 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP
AD9641BCPZRL7-80 功能描述:14 Bit Analog to Digital Converter 1 Input 1 Pipelined 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 位數(shù):14 采樣率(每秒):80M 輸入數(shù):1 輸入類(lèi)型:差分 數(shù)據(jù)接口:JESD204A 配置:S/H-ADC 無(wú)線(xiàn)電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線(xiàn) 參考類(lèi)型:內(nèi)部 電壓 - 電源,模擬:1.7 V ~ 1.9 V 電壓 - 電源,數(shù)字:1.7 V ~ 1.9 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:32-WFQFN 裸露焊盤(pán),CSP 供應(yīng)商器件封裝:32-LFCSP-WQ(5x5) 標(biāo)準(zhǔn)包裝:1,500
AD9642 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter (ADC)