參數(shù)資料
型號(hào): ADAU1382BCPZ
廠(chǎng)商: ANALOG DEVICES INC
元件分類(lèi): 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQCC32
封裝: 5 X 5 MM, ROHS COMPLIANT, MO-220VHHD2, LFCSP-32
文件頁(yè)數(shù): 28/84頁(yè)
文件大?。?/td> 1193K
代理商: ADAU1382BCPZ
ADAU1382
Rev. 0 | Page 34 of 84
Stop and start conditions can be detected at any stage during
the data transfer. If these conditions are asserted out of sequence
with normal read and write operations, the ADAU1382
immediately jumps to the idle condition. During a given SCL
high period, the user should issue only one start condition, one
stop condition, or a single stop condition followed by a single
start condition. If an invalid subaddress is issued by the user,
the ADAU1382 does not issue an acknowledge and returns to
the idle condition. If the user exceeds the highest subaddress while
in auto-increment mode, one of two actions is taken. In read mode,
the ADAU1382 outputs the highest subaddress register contents
until the master device issues a no acknowledge, indicating the
end of a read. A no-acknowledge condition is where the SDA
line is not pulled low on the ninth clock pulse on SCL. If the
highest subaddress location is reached while in write mode, the
data for the invalid byte is not loaded into any subaddress register,
a no acknowledge is issued by the ADAU1382, and the part returns
to the idle condition.
R/W
0
SCL
SDA
SCL
(CONTINUED)
SDA
(CONTINUED)
11
1
0
ADDR0
ADDR1
START BY
MASTER
FRAME 1
CHIP ADDRESS BYTE
FRAME 2
SUBADDRESS BYTE 1
FRAME 3
SUBADDRESS BYTE 2
FRAME 4
DATA BYTE 1
ACKNOWLEDGE
BY ADAU1382
ACKNOWLEDGE
BY ADAU1382
ACKNOWLEDGE
BY ADAU1382
ACKNOWLEDGE
BY ADAU1382
STOP BY
MASTER
0
84
27
-03
6
Figure 37. I2C Write to ADAU1382 Clocking
SCL
SDA
SCL
(CONTINUED)
SDA
(CONTINUED)
SCL
(CONTINUED)
SDA
(CONTINUED)
START BY
MASTER
ACKNOWLEDGE
BY ADAU1382
ACKNOWLEDGE
BY ADAU1382
REPEATED
START BY MASTER
ACKNOWLEDGE
BY ADAU1382
ACKNOWLEDGE
BY ADAU1382
ACKNOWLEDGE
BY MASTER
STOP BY
MASTER
ACKNOWLEDGE
BY ADAU1382
01
1
0
ADDR0
ADDR1
01
1
0
ADDR0
ADDR1
FRAME 1
CHIP ADDRESS BYTE
FRAME 2
SUBADDRESS BYTE 1
FRAME 3
SUBADDRESS BYTE 2
FRAME 4
CHIP ADDRESS BYTE
FRAME 5
READ DATA BYTE 1
FRAME 6
READ DATA BYTE 2
R/W
08
42
7-
03
7
Figure 38. I2C Read from ADAU1382 Clocking
相關(guān)PDF資料
PDF描述
ADC-00403-103 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP32
ADC0831 A/D Peripherals with Serial Control
ADC0831A A/D Peripherals with Serial Control
ADC0831B A/D Peripherals with Serial Control
ADC0832 A/D Peripherals with Serial Control
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1382BCPZ-R7 制造商:Analog Devices 功能描述:STEREO AUDIO CODEC FOR DIG STILL CAM - Tape and Reel 制造商:Analog Devices 功能描述:AUDIO CODEC
ADAU1401 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401A 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401AWBSTZ 功能描述:IC AUDIO PROC 28/56BIT 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類(lèi)型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱(chēng):497-11050-6
ADAU1401AWBSTZ-RL 功能描述:IC AUDIO PROC 28/56BIT 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類(lèi)型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱(chēng):497-11050-6