參數(shù)資料
型號: ADAU1382BCPZ
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQCC32
封裝: 5 X 5 MM, ROHS COMPLIANT, MO-220VHHD2, LFCSP-32
文件頁數(shù): 81/84頁
文件大小: 1193K
代理商: ADAU1382BCPZ
ADAU1382
Rev. 0 | Page 82 of 84
Register 16628 (0x40F4), Serial Data/GPIO Pin
Configuration
Bits[3:0], GPIO[0:3]
The serial data/GPIO pin configuration register controls the
functionality of the serial data port pins. If the bits in this
register are set to 1, then the GPIO[0:3] pins become GPIO
interfaces to the sound engine. If these bits are set to 0, they
remain LRCLK, BCLK, or serial port data pins, respectively.
Register 16630 (0x40F6), Sound Engine Run
Bit 0, Sound Engine Run
This bit, in conjunction with the sound engine frame rate, initiates
audio processing in the sound engine. When this bit is enabled,
the program counter begins to increment when a new frame of
audio data is input to the sound engine. When this bit is disabled,
the sound engine goes into standby mode.
Before going into standby mode, the following sequence must
be performed:
1.
Set the sound engine frame rate in Register 16619 to
0x7F (none).
2.
Wait 3 ms.
3.
Set the sound engine run bit in Register 16630 to 0x00.
When reenabling the sound engine run bit, the following
sequence must be followed:
1.
Set the sound engine frame rate in Register 16619 to an
appropriate value.
2.
Set the sound engine run bit in Register 16630 to 0x01.
Register 16632 (0x40F8), Serial Port Sampling Rate
Bits[2:0], Serial Port Control Sampling Rate
These bits set the serial port sampling rate as a function of the
audio sampling rate, fS. In most applications, the serial port
sampling rate, sound engine sampling rate, and ADC and DAC
sampling rates should be equal.
Table 73. Serial Data/GPIO Pin Configuration Register
Bits
Description
Default
[7:4]
Reserved
3
GPIO0
0
0: LRCLK
1: GPIO enabled
2
GPIO1
0
0: BCLK
1: GPIO enabled
1
GPIO2
0
0: serial data output
1: GPIO enabled
0
GPIO3
0
0: serial data input
1: GPIO enabled
Table 74. Sound Engine Run Register
Bits
Description
Default
[7:1]
Reserved
0
Sound engine run
0
0: sound engine standby
1: run the sound engine
Table 75. Serial Port Sampling Rate Register
Bits
Description
Default
[7:3]
Reserved
[2:0]
Serial port control sampling rate
000
000: fS/1 (48 kHz)
001: fS/6 (8 kHz)
010: fS/4 (12 kHz)
011: fS/3 (16 kHz)
100: fS/2 (24 kHz)
101: fS/1.5 (32 kHz)
110: fS/0.5 (96 kHz)
111: reserved
相關(guān)PDF資料
PDF描述
ADC-00403-103 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP32
ADC0831 A/D Peripherals with Serial Control
ADC0831A A/D Peripherals with Serial Control
ADC0831B A/D Peripherals with Serial Control
ADC0832 A/D Peripherals with Serial Control
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1382BCPZ-R7 制造商:Analog Devices 功能描述:STEREO AUDIO CODEC FOR DIG STILL CAM - Tape and Reel 制造商:Analog Devices 功能描述:AUDIO CODEC
ADAU1401 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401A 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401AWBSTZ 功能描述:IC AUDIO PROC 28/56BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1401AWBSTZ-RL 功能描述:IC AUDIO PROC 28/56BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6