參數(shù)資料
型號： ADAU1761BCPZ-RL
廠商： Analog Devices Inc
文件頁數(shù)： 43/92頁
文件大?。?/td> 0K
描述： IC SIGMADSP CODEC PLL 32LFCSP
設(shè)計資源： Stereo Digital Microphone Input Using ADAU1761 and ADMP421 (CN0078)
標(biāo)準(zhǔn)包裝： 5,000
系列： SigmaDSP®
類型： 音頻編解碼器
數(shù)據(jù)接口： 串行
分辨率（位）： 24 b
ADC / DAC 數(shù)量： 2 / 2
三角積分調(diào)變： 是
電壓 - 電源，模擬： 1.8 V ~ 3.65 V
電壓 - 電源，數(shù)字： 1.63V ~ 3.65V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 32-LFCSP-VQ
包裝： 帶卷 (TR)
配用： EVAL-ADAU1761Z-ND - BOARD EVAL FOR ADAU1761
ADAU1761
Rev. C | Page 48 of 92
Table 27. Parameter RAM Read/Write Format (Single Address)
Byte 0
Byte 1
Byte 2
Byte 3
Bytes[4:6]
chip_adr[6:0], R/W
param_adr[15:8]
param_adr[7:0]
0000, param[27:24]
param[23:0]
Table 28. Parameter RAM Block Read/Write Format (Burst Mode)
Byte 0
Byte 1
Byte 2
Byte 3
Bytes[4:6]
Bytes[7:10]
Bytes[11:14]
chip_adr[6:0], R/W
param_adr[15:8]
param_adr[7:0]
0000, param[27:24]
param[23:0]
<—param_adr—>
param_adr + 1
param_adr + 2
Table 29. Program RAM Read/Write Format (Single Address)
Byte 0
Byte 1
Byte 2
Bytes[3:7]
chip_adr[6:0], R/W
prog_adr[15:8]
prog_adr[7:0]
prog[39:0]
Table 30. Program RAM Block Read/Write Format (Burst Mode)
Byte 0
Byte 1
Byte 2
Bytes[3:7]
Bytes[8:12]
Bytes[13:17]
chip_adr[6:0], R/W
prog_adr[15:8]
prog_adr[7:0]
prog[39:0]
<—prog_adr—>
prog_adr + 1
prog_adr + 2
SOFTWARE SAFELOAD
To update parameters in real time while avoiding pop and click
noises on the output, the ADAU1761 uses a software safeload
mechanism. The software safeload mechanism enables the
SigmaDSP core to load new parameters into RAM while guar-
anteeing that the parameters are not in use. This prevents an
undesirable condition where an instruction could execute with
a mix of old and new parameters.
SigmaStudio sets up the necessary code and parameters auto-
matically for new projects. The safeload code, along with other
initialization code, fills the first 39 locations in program RAM.
The first eight parameter RAM locations (Address 0x0000 to
Address 0x0007) are configured by default in SigmaStudio as
described in Table 31.
Table 31. Software Safeload Parameter RAM Defaults
Address (Hex)
Function
0x0000
Modulo RAM size
0x0001
Safeload Data 1
0x0002
Safeload Data 2
0x0003
Safeload Data 3
0x0004
Safeload Data 4
0x0005
Safeload Data 5
0x0006
Safeload target address (offset of 1)
0x0007
Number of words to write/safeload trigger
Address 0x0000, which controls the modulo RAM size, is set
by SigmaStudio and is based on the dynamic address generator
mode of the project.
Parameter RAM Address 0x0001 to Address 0x0005 are the five
data slots for storing the data to be safeloaded. The safeload
parameter space contains five data slots by default because most
standard signal processing algorithms have five parameters or less.
Address 0x0006 is the target address in parameter RAM (with
an offset of 1). This designates the first address to be written.
If more than one word is written, the address increments auto-
matically for each data-word. Up to five sequential parameter
RAM locations can be updated with safeload during each audio
frame. The target address offset of 1 is used because the write
address is calculated relative to the address of the data, which
starts at Address 0x0001. Therefore, to update a parameter at
Address 0x000A, the target address is 0x0009.
Address 0x0007 designates the number of words to be written
into the parameter RAM during the safeload. A biquad filter
uses all five safeload data addresses. A simple mono gain cell
uses only one safeload data address. Writing to Address 0x0007
also triggers the safeload write to occur in the next audio frame.
The safeload mechanism is software based and executes once
per audio frame. Therefore, system designers must take care
when designing the communication protocol. A delay equal to
or greater than the sampling period (the inverse of sampling
frequency) is required between each safeload write. A sample
rate of 48 kHz equates to a delay of at least 21 μs. If this delay
is not observed, the downloaded data is corrupted.
相關(guān)PDF資料
PDF描述
ADAU1781BCPZ-RL7 IC SIGMADSP CODEC LN 32LFCSP
ADAU1961WBCPZ-R7 IC STEREO AUD CODEC LP 32LFCSP
ADAU1966WBSTZ IC DAC 24BIT SPI/I2C 192K 80LQFP
ADAV801ASTZ-REEL IC CODEC AUDIO R-DVD 3.3V 64LQFP
ADAV803ASTZ IC CODEC AUDIO R-DVD 3.3V 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1772BCPZ 功能描述:接口—CODEC Low Latency Noise and Power CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
ADAU1772BCPZ-R7 功能描述:接口—CODEC Low Latency Noise and Power CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
ADAU1772BCPZ-RL 功能描述:接口—CODEC Low Latency Noise and Power CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
ADAU1777BCBZRL 功能描述:LOW LATENCY NOISE AND POWER CODE 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 類型:音頻 數(shù)據(jù)接口:I2C，SPI? 分辨率（位）:24 b ADC/DAC 數(shù):4 / 2 三角積分:無 信噪比，ADC/DAC（db）（典型值）:102 / 108 動態(tài)范圍，ADC/DAC（db）（典型值）:- 電壓 - 電源，模擬:1.71 V ~ 3.63 V 電壓 - 電源，數(shù)字:1.045 V ~ 1.98 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-WFBGA，WLCSP 供應(yīng)商器件封裝:36-WLCSP（3.77x3.20） 標(biāo)準(zhǔn)包裝:5,000
ADAU1781 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Noise Stereo Codec with SigmaDSP Processing Core
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*