參數(shù)資料
型號: ADAU1761BCPZ-RL
廠商: Analog Devices Inc
文件頁數(shù): 54/92頁
文件大?。?/td> 0K
描述: IC SIGMADSP CODEC PLL 32LFCSP
設(shè)計資源: Stereo Digital Microphone Input Using ADAU1761 and ADMP421 (CN0078)
標(biāo)準(zhǔn)包裝: 5,000
系列: SigmaDSP®
類型: 音頻編解碼器
數(shù)據(jù)接口: 串行
分辨率(位): 24 b
ADC / DAC 數(shù)量: 2 / 2
三角積分調(diào)變:
電壓 - 電源,模擬: 1.8 V ~ 3.65 V
電壓 - 電源,數(shù)字: 1.63V ~ 3.65V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ
包裝: 帶卷 (TR)
配用: EVAL-ADAU1761Z-ND - BOARD EVAL FOR ADAU1761
ADAU1761
Rev. C | Page 58 of 92
R7: Record Mixer Right (Mixer 2) Control 1, 16,397 (0x400D)
This register controls the gain boost of the right channel differential PGA input and the gain for the right channel auxiliary input in the
record path. The right channel record mixer is referred to as Mixer 2.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
RDBOOST[1:0]
MX2AUXG[2:0]
Table 41. Record Mixer Right (Mixer 2) Control 1 Register
Bits
Bit Name
Description
[4:3]
RDBOOST[1:0]
Right channel differential PGA input gain boost, input to Mixer 2. The right differential input uses the RINP
(positive signal) and RINN (negative signal) pins.
Setting
Gain Boost
00
Mute (default)
01
0 dB
10
20 dB
11
Reserved
[2:0]
MX2AUXG[2:0]
Right single-ended auxiliary input gain from the RAUX pin in the record path, input to Mixer 2.
Setting
Auxiliary Input Gain
000
Mute (default)
001
12 dB
010
9 dB
011
6 dB
100
3 dB
101
0 dB
110
3 dB
111
6 dB
R8: Left Differential Input Volume Control, 16,398 (0x400E)
This register enables the differential path and sets the volume control for the left differential PGA input.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
LDVOL[5:0]
LDMUTE
LDEN
Table 42. Left Differential Input Volume Control Register
Bits
Bit Name
Description
[7:2]
LDVOL[5:0]
Left channel differential PGA input volume control. The left differential input uses the LINP (positive signal) and
LINN (negative signal) pins. Each step corresponds to a 0.75 dB increase in gain. See Table 92 for a complete list
of the volume settings.
Setting
Volume
000000
12 dB (default)
000001
11.25 dB
010000
0 dB
111110
34.5 dB
111111
35.25 dB
1
LDMUTE
Left differential input mute control.
0 = mute (default).
1 = unmute.
0
LDEN
Left differential PGA enable. When enabled, the LINP and LINN pins are used as a full differential pair. When
disabled, these two pins are configured as two single-ended inputs with the signals routed around the PGA.
0 = disabled (default).
1 = enabled.
相關(guān)PDF資料
PDF描述
ADAU1781BCPZ-RL7 IC SIGMADSP CODEC LN 32LFCSP
ADAU1961WBCPZ-R7 IC STEREO AUD CODEC LP 32LFCSP
ADAU1966WBSTZ IC DAC 24BIT SPI/I2C 192K 80LQFP
ADAV801ASTZ-REEL IC CODEC AUDIO R-DVD 3.3V 64LQFP
ADAV803ASTZ IC CODEC AUDIO R-DVD 3.3V 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1772BCPZ 功能描述:接口—CODEC Low Latency Noise and Power CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
ADAU1772BCPZ-R7 功能描述:接口—CODEC Low Latency Noise and Power CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
ADAU1772BCPZ-RL 功能描述:接口—CODEC Low Latency Noise and Power CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
ADAU1777BCBZRL 功能描述:LOW LATENCY NOISE AND POWER CODE 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):在售 類型:音頻 數(shù)據(jù)接口:I2C,SPI? 分辨率(位):24 b ADC/DAC 數(shù):4 / 2 三角積分:無 信噪比,ADC/DAC(db)(典型值):102 / 108 動態(tài)范圍,ADC/DAC(db)(典型值):- 電壓 - 電源,模擬:1.71 V ~ 3.63 V 電壓 - 電源,數(shù)字:1.045 V ~ 1.98 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-WFBGA,WLCSP 供應(yīng)商器件封裝:36-WLCSP(3.77x3.20) 標(biāo)準(zhǔn)包裝:5,000
ADAU1781 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Noise Stereo Codec with SigmaDSP Processing Core