- 您現(xiàn)在的位置：買賣IC網 > PDF目錄366550 > AM79C961AKC (ADVANCED MICRO DEVICES INC) PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA PDF資料下載
參數(shù)資料
| 型號： | AM79C961AKC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13 |
| 封裝： | CARRIER RING, PLASTIC, QFP-132 |
| 文件頁數(shù)： | 27/85頁 |
| 文件大小： | 1088K |
| 代理商： | AM79C961AKC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
Am79C961A
27
P R E L I M I N A R Y
PIN DESCRIPTION: BUS SLAVE MODE
ISA Interface
AEN
Address Enable
This signal must be driven LOW when the bus performs
an I/O access to the device.
IOCHRDY
I/O Channel Ready
When the PCnet-ISA II controller is being accessed, a
HIGH on IOCHRDY indicates that valid data exists on
the data bus for reads and that data has been latched
for writes.
IOCS16
I/O Chip Select 16
When an I/O read or write operation is performed, the
PCnet-ISA II controller will drive this pin LOW to indi-
cate that the chip supports a 16-bit operation at this
address. (If the motherboard does not receive this
signal, then the motherboard will convert a 16-bit
access to two 8-bit accesses).
Input
Output
Input/Output
The PCnet-ISA II controller follows the IEEE P996 spec-
ification that recommends this function be implemented
as a pure decode of SA0-9 and AEN, with no depen-
dency on IOR, or IOW; however, some PC/AT clone
systems are not compatible with this approach. For this
reason, the PCnet-ISA II controller is recommended to
be configured to run 8-bit I/O on all machines. Since
data is moved by memory cycles there is virtually no
performance loss incurred by running 8-bit I/O and
compatibility problems are virtually eliminated. The
PCnet-ISA II controller can be configured to run
8-bit-only I/O by clearing Bit 0 in Plug and Play Register
F0.
IOR
I/O Read
To perform an Input/Output Read operation on the
device IOR must be asserted. IOR is only valid if the
AEN signal is LOW and the external address matches
the PCnet-ISA II controller’s predefined I/O address
location. If valid, IOR indicates that a slave read opera-
tion is to be performed.
IOW
I/O Write
To perform an Input/Output write operation on the
device IOW must be asserted. IOW is only valid if AEN
signal is LOW and the external address matches the
PCnet-ISA II controller’s predefined I/O address loca-
tion. If valid, IOW indicates that a slave write operation
is to be performed.
Input
Input
IRQ3, 4, 5, 9, 10, 11, 12, 15
Interrupt Request
An attention signal which indicates that one or more of
the following status flags is set: BABL, MISS, MERR,
RINT, IDON or TXSTRT. All status flags have a mask bit
which allows for suppression of IRQ assertion. These
flags have the following meaning:
Output
MEMR
Memory Read
MEMR goes LOW to perform a memory read
operation.
MEMW
Memory Write
MEMW goes LOW to perform a memory write opera-
tion.
REF
Memory Refresh
When REF is asserted, a memory refresh cycle is in
progress. During a refresh cycle, MEMR assertion
is ignored.
RESET
Reset
When RESET is asserted HIGH, the PCnet-ISA II
controller performs an internal system reset. RESET
must be held for a minimum of 10 XTAL1 periods before
being deasserted. While in a reset state, the PCnet-ISA
II controller will tristate or deassert all outputs to
predefined reset levels. The PCnet-ISA II controller
resets itself upon power-up.
SA0-15
System Address Bus
This bus carries the address inputs from the system
address bus. Address data is stable during command
active cycle.
Input
Input
Input
Input
Input
BABL
Babble
RCVCCO
Receive Collision Count Overflow
JAB
Jabber
MISS
Missed Frame
MERR
Memory Error
MPCO
Missed Packet Count Overflow
RINT
Receive Interrupt
IDON
Initialization Done
TXSTRT
Transmit Start
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C961A | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AKIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AVCW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AVIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| Am79C965A | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C961AKC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AKI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AKI/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AKIW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
發(fā)布緊急采購，3分鐘左右您將得到回復。