- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C961AKC (ADVANCED MICRO DEVICES INC) PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA PDF資料下載
參數(shù)資料
| 型號： | AM79C961AKC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13 |
| 封裝： | CARRIER RING, PLASTIC, QFP-132 |
| 文件頁數(shù)： | 53/85頁 |
| 文件大小： | 1088K |
| 代理商： | AM79C961AKC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
Am79C961A
53
P R E L I M I N A R Y
default state, the IEEE address will
be read in from the serial device and
written to an internal RAM. When
the I/O space of the IEEE PROM is
selected, PCnet-ISA II, will access
the contents of this RAM for I/O read
cycles. I/O write cycles will be
ignored.
BP_CS
Boot PROM Chip Select. When
BP_CS is set to one, BALE will act
as an external chip select (active
low) above bit 15 of the address bus.
BALE = 0, will select the boot PROM
when MEMR is asserted low if the
BP_CS bit is set and BPAM[2:0]
match SA[15:13] and BPSZ[3:0]
matches the selected size. When
BP_CS is set to zero. BALE will act
as the normal address latch strobe
to capture the upper address bits for
memory access to the boot PROM.
BP_CS is by default low. The pri-
mary purpose of this bit is to allow
non-ISA bus applications to support
larger Boot PROMS or non-standard
Boot PROM/Flash locations.
FL_SEL
Flash Memory Device Selected.
When set, the Boot PROM is
replaced with an external Flash
memory device. In Bus Master
Mode, BPCS is replaced with
Flash_OE. IRQ12 becomes
Flash_WE. The Flash’s CS pin is
grounded. In shared memory mode,
BPCS is replaced with Flash_CS.
IRQ12 becomes Static_RAM_CS
pin. The SROE and SRWE signals
are connected to both the SRAM
and Flash memory devices. FL_SEL
is cleared by a reset, which is the
default.
Checksum Failure
After RESET, the PCnet-ISA II controller begins
reading the EEPROM and storing the information in
registers inside PCnet-ISA II controller. PCnet-ISA II
controller does a checksum on word locations 0-1Bh
inclusive and if the byte checksum = FFh, then the
data read from the EEPROM is considered good. If
the checksum is not equal to FFh, then the
PCnet-ISA II controller enters what is called software
relocatable mode.
In software relocatable mode, the device functions the
same as in Plug and Play mode, except that it does not
respond to the same initiation key as Plug and Play
supports. Instead, a different key is used to bring
PCnet-ISA II controller out of the Wait For Key state.
This key is as follows:
6B, 35, 9A, CD, E6, F3, 79, BC
5E, AF, 57, 2B, 15, 8A, C5, E2
F1, F8, 7C, 3E, 9F, 4F, 27, 13
09, 84, 42, A1, D0, 68, 34, 1A
Use Without EEPROM
In some designs, especially PC motherboard applica-
tions, it may be desirable to eliminate the
EEPROM altogether. This would save money, space,
and power consumption.
The operation of this mode is similar to when the
PCnet-ISA II controller encounters a checksum error,
except that to enter this mode the SHFBUSY pin is left
unconnected. The device will enter software relocat-
able mode, and the BIOS on the motherboard can
wake up the device, configure it, load the IEEE address
(possibly stored in Flash ROM) into the PCnet-ISA II
controller, and activate the device.
External Scan Chain
The External Scan Chain is a set of bits stored in the
EEPROM which are not used in the PCnet-ISA II con-
troller but which can be used with external hardware to
allow jumperless configuration of external devices.
After RESET, the PCnet-ISA II controller
begins reading the EEPROM and storing the informa-
tion in registers inside the PCnet-ISA II
controller. SHFBUSY is held high during the read of the
EEPROM. If external circuitry is added, such as a shift
register, which is clocked from SCLK and is attached to
DO from the EEPROM, data read out of the EEPROM
will be shifted into the shift register. After reading the
EEPROM to the end of the External Shift Chain, and if
there is a correct checksum, SHFBUSY will go low.
This will be used to latch the information from
the EEPROM into the shift register. If the checksum is
invalid, SHFBUSY will not go low, indicating that the
EEPROM may be bad.
Flash PROM
Use
Instead of using a PROM or EPROM for the Boot
PROM, it may be desirable to use a Flash or EEPROM
type of device for storing the Boot code. This would
allow for in-system updates and changes to the infor-
mation in the Boot ROM without opening up the PC. It
may also be desirable to store statistics or drivers in the
Flash device.
Interface
To use a Flash-type device with the PCnet-ISA
II controller, Flash Select is set in register 0F0h of the
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C961A | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AKIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AVCW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AVIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| Am79C965A | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C961AKC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AKI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AKI/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AKIW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
發(fā)布緊急采購，3分鐘左右您將得到回復。