- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C972BVCW (ADVANCED MICRO DEVICES INC) PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support PDF資料下載
參數(shù)資料
| 型號： | AM79C972BVCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| 中文描述： | 5 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP176 |
| 封裝： | TQFP-176 |
| 文件頁數(shù)： | 78/130頁 |
| 文件大?。?/td> | 1580K |
| 代理商： | AM79C972BVCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當(dāng)前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
78
Am79C972
Figure 44.
Flash Write from Expansion Bus Data Port
AMD Flash Programming
AMD
’
s Flash products are programmed on a byte-by-
byte basis. Programming is a four bus cycle operation.
There are two
“
unlock
”
write cycles. These are followed
by the program set-up command and data write cycles.
Addresses are latched on the falling edge of EBWE
and the data is latched on the rising edge of EBWE.
The rising edge of EBWE begins programming.
Upon executing the AMD Flash Embedded Program
Algorithm command sequence, the Am79C972 con-
troller is not required to provide further controls or tim-
ing. The AMD Flash product will compliment EBD[7]
during a read of the programmed location until the pro-
gramming is complete. The host software should poll
the programmed address until EBD[7] matches the
programmed value.
AMD Flash byte programming is allowed in any se-
quence and across sector boundaries.
Note that a data
0 cannot be programmed back to a 1.
Only erase oper-
ations can convert zeros to ones.
AMD Flash chip
erase is a six-bus cycle operation. There are two
unlock
write cycles, followed by writing the set-up command.
Two more
unlock
cycles are then followed by the chip
erase command. Chip erase does
not
require the user
to program the device prior to erasure. Upon executing
the AMD Flash Embedded Erase Algorithm command
sequence, the Flash device will program and verify the
entire memory for an all zero data pattern prior to elec-
trical erase. The Am79C972 controller is not required
to provide any controls or timings during these opera-
tions. The automatic erase begins on the rising edge of
the last EBWE pulse in the command sequence and
terminates when the data on EBD[7] is 1, at which time
the Flash device returns to the read mode. Polling by
the Am79C972 controller is not required during the
erase sequence. The following FLASH programming-
table excerpt (Table 9) shows the command sequence
for byte programming and sector/chip erasure on an
AMD Flash device. In the following table, PA and PD
stand for programmed address and programmed data,
and SA stands for sector address.
The Am79C972 controller will support only a single
sector erase per command and not concurrent sector
erasures. The Am79C972 controller will support most
FLASH devices as long as there is no timing require-
ment between the completion of commands. The
FLASH access time cannot be guaranteed with the
Am79C972 controller access mechanism. The
Am79C972 controller will also support only Flash de-
vices that do not require data hold times after write op-
erations.
EBUA_EBA[7:0]
EBD[7:0]
AS_EBOE
EROMCS
EBUA[19:16]
EBDA[15:8]
EBDA[15:8]
EBA[7:0]
CLK
1
2
3
4
5
6
7
8
9
10
11
12
13
EBWE
21485C-47
Table 9.
Am29Fxxx Flash Command
Command
Sequence
Bus
Write
Cycles
Req
’
d
First Bus
Write Cycle
Addr
5555h
5555h
5555h
Second Bus
Write Cycle
Addr
2AAAh
2AAAh
2AAAh
Third Bus
Write Cycle
Addr
5555h
5555h
5555h
Fourth Bus
Write Cycle
Addr
PA
5555h
5555h
Fifth Bus
Write Cycle
Addr
Sixth Bus
Write Cycle
Addr
Data
AAh
AAh
AAh
Data
55H
55H
55H
Data
A0h
80h
80h
Data
PD
AAh
AAh
Data
Data
Byte Program
Chip Erase
Sector Erase
4
6
6
2AAAh
2AAAh
55h
55h
5555h
SA
10h
3h
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C972 | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BVIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C974 | PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems |
| AM79C974KCW | PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems |
| AM79C975 | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C972BVD\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C972BVD\W | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 176-Pin TQFP Tray |
| AM79C972BVIW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C973 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973/75 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Board Layout Considerations for the Am79C973/75 Network Interface? - (PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。