參數(shù)資料
型號(hào): AM79C978AVCW
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: Single-Chip 1/10 Mbps PCI Home Networking Controller
中文描述: 5 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝: TQFP-144
文件頁數(shù): 114/256頁
文件大?。?/td> 3505K
代理商: AM79C978AVCW
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁當(dāng)前第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁
114
Am79C978A
Note that because several de-
scriptors may be allocated by the
host for each packet, and not all
messages may need all of the de-
scriptors that are allocated be-
tween descriptors that contain
STP = 1, then some descriptors/
buffers may be skipped in the
ring. While performing the search
for the next STP bit that is set to
1, the Am79C978A controller will
advance through the receive de-
scriptor ring regardless of the
state of ownership bits. If any of
the entries that are examined
during
this
search
Am79C978A controller owner-
ship of the descriptor but also in-
dicate
STP = 0,
Am79C978A controller will reset
the OWN bit to 0 in these entries.
If a scanned entry indicates host
ownership with STP = 0, then the
Am79C978A controller will not al-
ter the entry, but will advance to
the next entry.
indicate
then
the
When the STP bit is found to be
true, but the descriptor that con-
tains this setting is not owned by
the Am79C978A controller, then
the Am79C978A controller will
stop advancing through the ring
entries and begin periodic polling
of this entry. When the STP bit is
found to be true, and the descrip-
tor that contains this setting is
owned by the Am79C978A con-
troller, then the controller will stop
advancing through the ring en-
tries, store the descriptor infor-
mation that it has just read, and
wait for the next receive to arrive.
This behavior allows the host
software to pre-assign buffer
space in such a manner that the
header portion of a receive pack-
et will always be written to a par-
ticular memory area, and the data
portion of a receive packet will al-
ways be written to a separate
memory area. The interrupt is
generated when the header bytes
have been written to the header
memory area.
This bit is always read/write ac-
cessible. The LAPPEN bit will be
reset to 0 by H_RESET or
S_RESET and will be unaffected
by STOP.
See Appendix B for more infor-
mation on the Look Ahead Pack-
et Processing concept.
4
DXMT2PD
Disable Transmit Two Part Defer-
ral (see Medium Allocation sec-
tion
in
the
Management
section for more
details). If DXMT2PD is set,
Transmit Two Part Deferral will
be disabled.
Media
Access
This bit is always read/write ac-
cessible. DXMT2PD is cleared by
H_RESET or S_RESET and is
not affected by STOP.
3
EMBA
Enable Modified Back-off Algo-
rithm (see the
Contention Reso-
lution
section in
Media Access
Management
section for more
details). If EMBA is set, a modi-
fied
back-off
implemented.
algorithm
is
This bit is always read/write ac-
cessible. EMBA is cleared by
H_RESET or S_RESET and is
not affected by STOP.
2
BSWP
Byte Swap. This bit is used to
choose between big and little
Endian modes of operation.
When BSWP is set to a 1, big
Endian mode is selected. When
BSWP is set to 0, little Endian
mode is selected.
When big Endian mode is select-
ed, the Am79C978A controller will
swap the order of bytes on the AD
bus during a data phase on ac-
cesses to the FIFOs only. Specifi-
cally, AD[31:24] becomes Byte 0,
AD[23:16] becomes
AD[15:8] becomes Byte 2, and
AD[7:0] becomes Byte 3 when big
Endian mode is selected. When
little Endian mode is selected, the
order of bytes on the AD bus dur-
ing a data phase is: AD[31:24] is
Byte 3, AD[23:16] is Byte 2,
Byte
1,
相關(guān)PDF資料
PDF描述
AM79C978 Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C981 Integrated Multiport Repeater Plus⑩ (IMR+⑩)
AM79C981JC Integrated Multiport Repeater Plus⑩ (IMR+⑩)
AM79C982 basic Integrated Multiport Repeater (bIMR)
AM79C982-4JC basic Integrated Multiport Repeater (bIMR)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C978KC/W 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C978VC/W 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C979BKC\\W 制造商:Advanced Micro Devices 功能描述:
AM79C98 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Twisted-Pair Ethernet Transceiver (TPEX)