- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17058 > CDB4392 (Cirrus Logic Inc)EVALUATION BOARD FOR CS4392 PDF資料下載
參數(shù)資料
| 型號： | CDB4392 |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 16/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVALUATION BOARD FOR CS4392 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| DAC 的數(shù)量： | 2 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 192k |
| 數(shù)據(jù)接口： | 串行 |
| DAC 型： | 電壓 |
| 工作溫度： | -10°C ~ 70°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | CS4392 |
| 相關(guān)產(chǎn)品： | 598-1065-5-ND - IC DAC 24BIT 192KHZ W/VC 20TSSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
CS4392
DS459PP3
23
6.5.2
Control Port Enable (Bit 5)
Function:
This bit defaults to 0, allowing the device to power-up in Stand-Alone mode. The Control port mode
can be accessed by setting this bit to 1. This will allow the operation of the device to be controlled by
the registers and the pin definitions will conform to Control Port Mode. To accomplish a clean power-
up, the user should write 30h to register 5 within 10 ms following the release of Reset.
6.5.3
Power Down (Bit 4)
Function:
The device will enter a low-power state whenever this function is activated (set to 1). The power-down
bit defaults to ‘enabled’ (1) on power-up and must be disabled before normal operation will begin. The
contents of the control registers are retained when the device is in power-down.
6.5.4
AMUTEC = BMUTEC (Bit 3)
Function:
When this function is enabled, the individual controls for AMUTEC and BMUTEC are internally con-
nected through a AND gate prior to the output pins. Therefore, the external AMUTEC and BMUTEC
pins will go active only when the requirements for both AMUTEC and BMUTEC are valid.
6.5.5
Freeze (Bit 2)
Function:
This function allows modifications to the control port registers without the changes taking effect until
Freeze is disabled. To make multiple changes in the Control port registers take effect simultaneously,
set the Freeze Bit, make all register changes, then Disable the Freeze bit.
6.5.6
Master Clock Divide (Bit 1)
Function:
This function allows the user to select an internal divide by 2 of the Master Clock. This selection is
required to access the higher Master Clock rates as shown in Tables 2 through 4 on page 10.
6.6
Mode Control 3 - Address 06h
6.6.1
Interpolation Filter Select (Bit 4)
Function:
This Function allows the user to select whether the Interpolation Filter has a fast (set to 0 - default) or
slow (set to 1) roll off. The - 3dB corner is approximately the same for both filters, but the slope of
the roll of is greater for the ‘fast’ roll off filter.
B7
B6
B5
B4
B3
B2
B1
B0
Reserved
FILT_SEL
RMP_UP
RMP_DN
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0210490185 | CABLE JUMPER 1.25MM .254M 12POS |
| RPP20-1215D/N | CONV DC/DC 20W 9-18VIN +/-15VOUT |
| SDR0604-220YL | INDUCTOR POWER 22UH 1.10A SMD |
| EBA22DTKD-S288 | CONN EDGECARD 44POS .125 EXTEND |
| 380LX562M035H022 | CAP ALUM 5600UF 35V 20% SNAP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB4396 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit, 192 kHz D/A Converter for Digital Audio |
| CDB4397 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit, Multi-Standard D/A Converter for Digital Audio |
| CDB4398 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB43L21 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 98dB 96kHz Low-Pwr DAC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB43L22 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd LP DAC w/ClassD Spkr Driver RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。