參數(shù)資料
型號(hào): CR16HCT5VJE8Y
英文描述: Microcontroller
中文描述: 微控制器
文件頁(yè)數(shù): 91/157頁(yè)
文件大?。?/td> 1256K
代理商: CR16HCT5VJE8Y
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)當(dāng)前第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
91
www.national.com
Interframe Space
Data and remote frames are separated from every preceding
frame (data, remote, error and overload frames) by the inter-
frame space (see Figure 50). Error and overload frames are
not preceded by an interframe space; they can be transmit-
ted as soon as the condition occurs. The interframe space
consists of a minimum of three bit fields depending on the er-
ror state of the node.
20.2.2
There are multiple mechanisms in the CAN protocol to detect
errors and inhibit erroneous modules from disabling all bus
activities. Each CAN module includes two error counters, a
receive and a transmit error counter, for error management.
Error Detection and Management
Error Types
The following errors can be detected:
— Bit Error
A CAN device which is currently transmitting also mon-
itors the bus. If the monitored bit value is different from
the transmitted bit value, a bit error is detected. How-
ever, the reception of a ‘dominant’ bit instead of a ‘re-
cessive’ bit during the transmission of a passive error
flag, during the stuffed bit stream of the arbitration field
or during the acknowledge slot is not interpreted as a
bit error.
— Stuff Error
A stuff error is detected if the bit level after 6 consecu-
tive bit times has not changed in a message field that
has to be coded according to the bit stuffing method.
— Form Error
A form error is detected, if a fixed frame bit (e.g., CRC
delimiter, ACK delimiter) does not have the specified
value. For a receiver, a ‘dominant’ bit during the last bit
of End of Frame does not constitute a frame error.
— Bit CRC Error
A CRC error is detected if the remainder of the CRC
calculation of a received CRC polynomial is non-zero.
— Acknowledgment Error
An acknowledgment error is detected whenever a
transmitting node does not get an acknowledgment
from any other node (i.e., when the transmitter does
not receive a ‘dominant’ bit during the ACK frame)
Error States
The device can be in one of four states with respect to error
handling (see Figure 51)
— Synchronize
Once the CR16CAN is enabled, it goes into a synchro-
nization state to synchronize with the bus by waiting for
11 consecutive recessive bits. After that the CR16CAN
becomes error active and can participate in the bus
communication. This state must also be entered after
waking-up the device via the Multi-Input Wake-Up fea-
ture. See System Start-Up and Multi-Input Wake-Up on
page 115.
— Error active
An error active unit can participate in bus communica-
tion and may send an active (‘dominant’) error flag.
— Error Warning
The Error Warning state is a sub-state of Error Active
to indicate a heavily disturbed bus. The CR16CAN be-
haves as in Error Active mode. The device is reset into
the Error Active mode if the value of both counters is
less than 96.
— Error passive
An error passive unit can participate in bus communi-
cation. However, if the unit detects an error it is not al-
lowed to send an active error flag. The unit sends only
a passive (‘recessive’) error flag. A device is error pas-
sive when the transmit error counter or the receive er-
ror counter is greater than 127. A device becoming
error passive will send an active error flag. An error
passive device becomes error active again when both
transmit and receive error counter are less than 128.
— Bus off
A unit that is bus off has the output drivers disabled,
i.e., it does not participate in any bus activity. A device
is bus off when the transmit error counter is greater
than 255. A bus off device will become error active
again after monitoring 128*11 ‘recessive’ bits (includ-
ing bus idle) on the bus. When the device goes from
‘bus off’ to ‘error active’, both error counters will have
the value ‘0’.
r r r r
r
r
r
r
3
8
r r r r
r
r r
r
d
r
INT
SUSPEND
TRANSMIT
BUS IDLE
DATA FRAME OR
REMOTE FRAME
INT = Intermission
Suspend Transmission is only for error passive nodes.
INTERFRAME SPACE
r
r
r r r
r
S
ANY FRAME
Note:
d = dominant
r = recessive
Figure 50.
CAN Interframe Space
相關(guān)PDF資料
PDF描述
CR16HCT5VJE9Y Microcontroller
CR16HCT9
CR16HCT9VJE7 Microcontroller
CR16HCT9VJE7Y Microcontroller
CR16HCT9VJE8 Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CR16HCT5VJE9Y 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
CR16HCT5VJEXY 制造商:NSC 制造商全稱:National Semiconductor 功能描述:CR16MCT9/CR16MCT5/CR16HCT9/CR16HCT5 16-Bit Reprogrammable/ROM Microcontroller
CR16HCT9 制造商:NSC 制造商全稱:National Semiconductor 功能描述:CR16MCT9/CR16MCT5/CR16HCT9/CR16HCT5 16-Bit Reprogrammable/ROM Microcontroller
CR16HCT9VJE7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
CR16HCT9VJE7Y 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller