參數(shù)資料
型號: CS61884-IRZ
廠商: Cirrus Logic Inc
文件頁數(shù): 22/72頁
文件大小: 0K
描述: IC LN INTERF T1/E1/J1 160-LFBGA
標準包裝: 126
功能: 線路接口單元(LIU)
接口: E1,J1,T1
電路數(shù): 8
電源電壓: 3.14 V ~ 3.47 V
功率(瓦特): 1.73W
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 160-LFBGA
供應(yīng)商設(shè)備封裝: 160-TFGBA(13x13)
包裝: 散裝
包括: AMI 編碼器和解碼器,B8ZS 編碼器和解碼器,HDB3 編碼器和解碼器,LOS 檢測
產(chǎn)品目錄頁面: 759 (CN2011-ZH PDF)
其它名稱: 598-1717
CS61884
DS485F3
29
12. OPERATIONAL SUMMARY
A brief summary of the CS61884 operations in hardware and host mode is provided in Table 7.
12.1 Loopbacks
The CS61884 provides three loopback modes for
each port. Analog Loopback connects the transmit
signal on TTIP and TRING to RTIP and RRING.
Digital Loopback Connects the output of the En-
coder to the input of the Decoder (through the Jitter
Attenuator if enabled). Remote Loopback connects
the output of the Clock and Data Recovery block to
the input of the Pulse Shaper block. (Refer to de-
tailed descriptions below.) In hardware mode, the
LOOP[7:0] pins are used to activate Analog or Re-
mote loopback for each channel. In host mode, the
Analog, Digital and Remote Loopback registers are
used to enable these functions (Refer to the Analog
12.2 Analog Loopback
In
Analog
Loopback,
the
output
of
the
TTIP/TRING driver is internally connected to the
input of the RTIP/RRING receiver so that the data
on TPOS/TNEG and TCLK appears on the
RPOS/RNEG and RCLK outputs. In this mode the
RTIP and RRING inputs are ignored. Refer to
Figure 8 on page 30. In hardware mode, Analog
Loopback is selected by driving LOOP[7:0] high.
In host mode, Analog Loopback is selected for a
given channel using the appropriate bit in the Ana-
NOTE: The simultaneous selection of Analog and
Remote loopback modes is not valid. A TAOS
request overrides the data on TPOS and TNEG
during Analog Loopback. Refer to Figure 9 on
Table 7. Operational Summary
MCLK
TCLK
LOOP
Receive Mode
Transmit Mode
Loopback
Active
Open
RCLK/Data Recovery
Unipolar/Bipolar
Disabled
Active
L
RCLK/Data Recovery
Unipolar/Bipolar
Remote Loopback
Active
H
RCLK/Data Recovery
Unipolar/Bipolar
Analog Loopback
Active
L
X
RCLK/Data Recovery
Power Down
Disabled
Active
H
Open
RCLK/Data Recovery
TAOS
Disabled
Active
H
L
RCLK/Data Recovery
Unipolar/Bipolar
Remote Loopback
Active
H
RCLK/Data Recovery
TAOS
Analog Loopback
L
Active
X
Power Down
Unipolar/Bipolar
Disabled
L
H
X
Power Down
RZ Data
Disabled
L
X
Power Down
Disabled
H
Active
Open
Data Recovery
Unipolar/Bipolar
Disabled
H
Active
L
Data Recovery
RZ Data
Remote Loopback
H
Active
H
Data Recovery
Unipolar/Bipolar
Analog Loopback
H
L
Open
Data Recovery
Power Down
Disabled
H
L
Data Recovery
RZ Data
Remote Loopback
H
L
H
Data Recovery
Power Down
Disabled
H
Open
Data Recovery
RZ Data
Disabled
H
L
Data Recovery
RZ Data
Remote Loopback
H
Data Recovery
RZ Data
Analog Loopback
相關(guān)PDF資料
PDF描述
CS8130-CS IC IR TRANSCEIVER 2-5V 20-SSOP
CS8190EDWF20G IC TACH/SPEEDO DRVR PREC 20SOICW
CS8191XNF16 IC DRVR AIRCORE TACH/SPEED 16DIP
CS82C5296 IC UART/BRG 5V 16MHZ 28-PLCC
CS82C59A-1296 IC CTRL INTERRUPT 12.5MHZ 28PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS61884-IRZR 功能描述:網(wǎng)絡(luò)控制器與處理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
CS6193-000 功能描述:多芯電纜 RoHS:否 制造商:Alpha Wire 導體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
CS61N 功能描述:CM SCREWDRIVER,6IN1,INTERCHANGEA 制造商:apex tool group 系列:* 零件狀態(tài):在售 標準包裝:1
CS62 制造商:Thomas & Betts 功能描述:Cable Accessories Compression Splice Aluminum
CS6-20 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER