參數(shù)資料
型號(hào)： CS61884-IRZ
廠商： Cirrus Logic Inc
文件頁數(shù)： 3/72頁
文件大?。?/td> 0K
描述： IC LN INTERF T1/E1/J1 160-LFBGA
標(biāo)準(zhǔn)包裝： 126
功能： 線路接口單元（LIU）
接口： E1，J1，T1
電路數(shù)： 8
電源電壓： 3.14 V ~ 3.47 V
功率（瓦特）： 1.73W
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 160-LFBGA
供應(yīng)商設(shè)備封裝： 160-TFGBA（13x13）
包裝： 散裝
包括： AMI 編碼器和解碼器，B8ZS 編碼器和解碼器，HDB3 編碼器和解碼器，LOS 檢測(cè)
產(chǎn)品目錄頁面： 759 (CN2011-ZH PDF)
其它名稱： 598-1717
CS61884
DS485F3
11
MUX/BITSEN0
43
K2
I
Multiplexed Interface/Bits Clock Select
Host Mode -This pin configures the microprocessor inter-
face for multiplexed or non-multiplexed operation.
Hardware mode - This pin is used to enable channel 0 as
a G.703 BITS Clock recovery channel (Refer to BUILDING
(See Section 8 on page 23). Channel 1 through 7 are not
affected by this pin during hardware mode. During host
mode the G.703 BITS Clock recovery function is enabled by
NOTE: The MUX pin only controls the BITS Clock function in
Hardware Mode
INT
82
K13
O
Interrupt Output
This active low output signals the host processor when one
of the CS61884’s internal status register bits has changed
state. When the status register is read, the interrupt is
cleared. The various status changes that would force INT
active are maskable via internal interrupt enable registers.
NOTE: This pin is an open drain output and requires a 10 k
Ω
pull-up resistor.
RDY/ACK/SDO
83
K14
O
Data Transfer Acknowledge/Ready/Serial Data Output
Intel Parallel Host Mode - During a read or write register
access, RDY is asserted “Low” to acknowledge that the de-
vice has been accessed. An asserted “High” acknowledges
that data has been written or read. Upon completion of the
bus cycle, this pin High-Z.
Motorola Parallel Host Mode - During a data bus read
operation this pin “ACK” is asserted “High” to indicate that
data on the bus is valid. An asserted “Low” on this pin dur-
ing a write operation acknowledges that a data transfer to
the addressed register has been accepted. Upon comple-
tion of the bus cycle, this pin High-Z.
NOTE: Wait state generation via RDY/ACK is disabled in
RZ mode (No Clock Recovery).
Serial Host Mode - When the microprocessor interface is
configured for serial bus operation, “SDO” is used as a seri-
al data output. This pin is forced into a high impedance
state during a serial write access. The CLKE pin controls
whether SDO is valid on the rising or falling edge of SCLK.
Upon completion of the bus cycle, this pin High-Z.
Hardware Mode - This pin is not used and should be left
open.
SYMBOL
LQFP
LFBGA
TYPE
DESCRIPTION
Table 2. Mux/Bits Clock Selection
Pin State
Parallel Host Mode
Hardware Mode
HIGH
multiplexed
BITS Clock ON
LOW
non multiplexed
BITS Clock OFF
相關(guān)PDF資料
PDF描述
CS8130-CS IC IR TRANSCEIVER 2-5V 20-SSOP
CS8190EDWF20G IC TACH/SPEEDO DRVR PREC 20SOICW
CS8191XNF16 IC DRVR AIRCORE TACH/SPEED 16DIP
CS82C5296 IC UART/BRG 5V 16MHZ 28-PLCC
CS82C59A-1296 IC CTRL INTERRUPT 12.5MHZ 28PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS61884-IRZR 功能描述:網(wǎng)絡(luò)控制器與處理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
CS6193-000 功能描述:多芯電纜 RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國(guó)線規(guī)（AWG）:16 絞合:19 x 29 屏蔽:Shielded 長(zhǎng)度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
CS61N 功能描述:CM SCREWDRIVER,6IN1,INTERCHANGEA 制造商:apex tool group 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
CS62 制造商:Thomas & Betts 功能描述:Cable Accessories Compression Splice Aluminum
CS6-20 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*