- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373038 > DAC1008D750HN (NXP Semiconductors N.V.) Dual 10-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating PDF資料下載
參數(shù)資料
| 型號： | DAC1008D750HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 10-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating |
| 封裝： | DAC1008D750HN/C1<SOT804-3|<<<1<Always Pb-free,;DAC1008D750HN/C1<SOT804-3|<<<1<Always Pb-free,; |
| 文件頁數(shù)： | 44/99頁 |
| 文件大小： | 547K |
| 代理商： | DAC1008D750HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
DAC1008D750
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 5 January 2011
44 of 99
NXP Semiconductors
DAC1008D750
2
×
, 4
×
or 8
×
interpolating DAC with JESD204A
Table 30.
Default settings are shown highlighted.
Bit
Symbol
7
DAC_B_PD
DAC_B_CFG_1 register (address 0Ch) bit description
Access
R/W
Value
Description
DAC B power
on
off
DAC B Sleep mode
disabled
enabled
lower 6 bits for the DAC B offset
0
1
6
DAC_B_SLEEP
R/W
0
1
00h
5 to 0
DAC_B_OFFSET[5:0]
R/W
Table 31.
Bit
7 to 6
DAC_B_CFG_2 register (address 0Dh) bit description
Symbol
DAC_B_GAIN_COARSE[1:0]
Access
R/W
Value
1h
Description
least significant 2 bits for the DAC B gain setting for
coarse adjustment
the 6 bits for the DAC B gain setting for fine
adjustment
5 to 0
DAC_B_GAIN_FINE[5:0]
R/W
00h
Table 32.
Bit
7 to 6
DAC_B_CFG_3 register (address 0Eh) bit description
Symbol
DAC_B_GAIN_COARSE[3:2]
Access
R/W
Value
3h
Description
most significant 2 bits for the DAC B gain setting for
coarse adjustment
most significant 6 bits for the DAC B offset
5 to 0
DAC_B_OFFSET[11:6]
R/W
00h
Table 33.
Default settings are shown highlighted.
Bit
Symbol
1
MINUS_3DB
DAC_CFG register (address 0Fh) bit description
Access
R/W
Value
Description
NCO gain
unity
3 dB
noise shaper
disabled
enabled
0
1
0
NOISE_SHAPER
R/W
0
1
Table 34.
Default settings are shown highlighted.
Bit
Symbol
3 to 1
DAC_DIG_BIAS[2:0]
DAC_CURRENT_0 register (address 11h) bit description
Access
R/W
Value
3h
Description
bias current control (see
Table 46
)
Table 35.
Default settings are shown highlighted.
Bit
Symbol
3 to 1
DAC_MST_BIAS[2:0]
DAC_CURRENT_1 register (address 12h) bit description
Access
R/W
Value
3h
Description
bias current control (see
Table 46
)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC1208D650HN | Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating |
| DAC1208D650HN | Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating |
| DAC1208D750HN | Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating |
| DAC1208D750HN | Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating |
| DL-5538S-C550-SB | 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1008D750HN/C1,5 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC DL 10BIT DAC 750MSPS 2X 4X OR 8X INT RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1008LCN | 制造商:Texas Instruments 功能描述: |
| DAC1008LCN/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-Bit Digital-to-Analog Converter |
| DAC100ACQ3 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。