參數(shù)資料
型號: DAC1008D750HN
廠商: NXP Semiconductors N.V.
元件分類: 外設(shè)及接口
英文描述: Dual 10-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
封裝: DAC1008D750HN/C1<SOT804-3|<<<1<Always Pb-free,;DAC1008D750HN/C1<SOT804-3|<<<1<Always Pb-free,;
文件頁數(shù): 53/99頁
文件大?。?/td> 547K
代理商: DAC1008D750HN
DAC1008D750
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 5 January 2011
53 of 99
NXP Semiconductors
DAC1008D750
2
×
, 4
×
or 8
×
interpolating DAC with JESD204A
10.15.2.6
Page 2 bit definition detailed description
Please refer to
Table 59
for a register overview and their default values. In the following
tables, all the values emphasized in bold are the default values.
Table 60.
Default settings are shown highlighted.
Bit
Symbol
5
FULL_RE_INIT
MAINCONTROL register (address 00h) bit description
Access
R/W
Value
Description
initialization
quick reinitialization
full reinitialization
synchronization
synchronization starts with '0'
synchronization starts with '1'
must be written with ’0’
must be written with ’0’
reset_dclk
release reset_dclk
force reset_dclk
reset_fclk
release reset_fclk
force reset_fclk
0
1
4
SYNC_INIT_LEVEL
R/W
0
1
3
2
1
-
-
FORCE_RESET_DCLK
R/W
R/W
R/W
0
1
0
FORCE_RESET_FCLK
R/W
0
1
Table 61.
Default settings are shown highlighted.
Bit
Symbol
7
SR_CDI
JCLK_CNTRL register (address 03h) bit description
Access
R/W
Value
Description
cdi reset
no action
soft reset cdi
cdi mode
cdi_mode 0 (^2 modes)
cdi_mode 1 (^4 modes)
cdi_mode 2 (^8 modes)
reserved
f
clk
polarity
no action
invert polarity
f
clk
clock source
dclk
×
2
dclk
dclk_div2; running
dclk_div2; reset dclk_div2 divider
0
1
5 to 4
CDI_MODE[1:0]
R/W
00
01
10
11
2
FCLK_POL
R/W
0
1
1 to 0
FCLK_SEL[1:0]
R/W
00
01
10
11
相關(guān)PDF資料
PDF描述
DAC1208D650HN Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
DAC1208D650HN Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
DAC1208D750HN Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
DAC1208D750HN Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
DL-5538S-C550-SB 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC1008D750HN/C1,5 功能描述:數(shù)模轉(zhuǎn)換器- DAC DL 10BIT DAC 750MSPS 2X 4X OR 8X INT RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1008LCN 制造商:Texas Instruments 功能描述:
DAC1008LCN/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-Bit Digital-to-Analog Converter
DAC100ACQ3 制造商:Analog Devices 功能描述: