- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1915 > DS32512N+ (Maxim Integrated Products)IC LIU DS3/E3/STS-1 12P 484-BGA PDF資料下載
參數(shù)資料
| 型號： | DS32512N+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 50/130頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU DS3/E3/STS-1 12P 484-BGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 30 |
| 類型： | 線路接口裝置（LIU） |
| 規(guī)程： | DS3 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 484-BGA |
| 供應(yīng)商設(shè)備封裝： | 484-BGA（23x23） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
DS32506/DS32508/DS32512
26 of 130
8.2.9 Driver Monitor and Output Failure Detection
The transmit driver monitor compares the amplitude of the transmit waveform to thresholds VTXMIN and VTXMAX. If
the amplitude is less than VTXMIN or greater than VTXMAX for approximately 32 MCLK cycles, then the monitor
activates the TDM output pin (if the hardware interface is enabled) and sets the LIU.SR:TDM status bit. The setting
of LIU.SR:TDM can cause an interrupt if enabled by LIU.SRIE:TDMIE. When the transmitter is disabled, the
transmit driver monitor is also disabled. The transmit driver monitor is clocked by the LIU’s reference clock.
Note that the transmit driver monitor can be affected by reflections caused by shorts and opens on the line. A short
circuit at a distance less than a few inches (~11 inches for FR-4 material) can introduce inverted reflections that
reduce the outgoing pulse amplitude below the VTXMIN threshold and thereby activate the TDM pin and/or the TDM
status bit. Similarly an open circuit a similar distance away can introduce noninverted reflections that increase the
outgoing amplitude above the VTXMAX threshold and thereby activate the TDM pin and/or the TDM status bit. Shorts
and opens at larger distances away from TXP/TXN can also activate the TDM pin and/or the TDM status bit, but
this effect is data-pattern dependent.
If either TXP or TXN is not connected (open), shorted to VDD, or shorted to VSS, then a transmit failure alarm is
declared by setting the LIU.SR:TFAIL status bit. A change of state of the TFAIL status bit can cause an interrupt if
8.2.10 Power-Down
To minimize power consumption when the transmitter is not being used, the TPD pin (all ports) or the
PORT.CR1:TPD configuration bit (per port) can be asserted. When the transmitter is powered down, the TXP and
TXN pins are put in a high-impedance state and the transmit drivers are powered down.
8.2.11 Jitter Generation (Intrinsic)
The transmitter meets the jitter generation requirements of all applicable standards in Table 8-1, with or without the
jitter attenuator enabled. Generated jitter is measured with a jitter-free, 0ppm input clock.
Table 8-1. Jitter Generation
DS325xx JITTER
WITHOUT CLAD
WITH CLAD
SIGNAL STANDARD REQUIREMENT
BANDWIDTH
TYP
MAX
TYP
MAX
UNITS
DS3
GR-499
0.3 UIRMS
10Hz to 400kHz
0.01
0.02
0.01
0.02
UIRMS
DS3
T1.404
0.5 UIP-P
10Hz to 400kHz
0.02
0.03
0.05
0.06
UIP-P
DS3
T1.404
0.05 UIP-P
30kHz to 400kHz
0.015
0.025
0.04
0.05
UIP-P
E3
G.751
0.05 UIP-P
100Hz to 800kHz
0.02
0.03
0.04
0.05
UIP-P
STS-1
GR-253
0.01 UIRMS
12kHz to 400kHz
0.005
0.008
0.007
0.01
UIRMS
STS-1
GR-253
0.10 UIP-P
12kHz to 400kHz
0.04
0.06
0.08
UIP-P
8.2.12 Jitter Transfer
Without the jitter attenuator on the transmit side, the transmitter passes jitter through unchanged. With the jitter
attenuator enabled on the transmit side, the transmitter meets the jitter transfer requirements of all applicable
telecommunication standards in Table 1-1. See Figure 8-7.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3254N+ | IC LIU DS3/E3/STS-1 144-CSBGA |
| DS33M33N+ | IC MAPPER ETHERNET 256CSBGA |
| DS33R11+CJ2 | IC ETH TXRX T1/E1/J1 256-BGA |
| DS33R41+ | IC TXRX ETHERNET MAP 400-BGA |
| DS33W11DK+ | IC MAPPING ETHERNET 256-CSBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS32512N# | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32512N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32512NA2 | 制造商:Maxim Integrated Products 功能描述:DS32512 X12 DS3/E3 LIU REVA2 IND - Rail/Tube |
| DS32512NW | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32512W | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。