- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376997 > DSM2150F5V (意法半導(dǎo)體) DSM (Digital Signal Processor System Memory) for Analog Devices DSPs (3.3V Supply) PDF資料下載
參數(shù)資料
| 型號： | DSM2150F5V |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DSM (Digital Signal Processor System Memory) for Analog Devices DSPs (3.3V Supply) |
| 中文描述： | 帝斯曼（數(shù)字信號處理器系統(tǒng)內(nèi)存）的ADI公司的DSP（3.3V電源） |
| 文件頁數(shù)： | 14/73頁 |
| 文件大?。?/td> | 1067K |
| 代理商： | DSM2150F5V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
DSM2150F5V
14/73
DETAILED OPERATION
Figure 4., page 10
shows major functional areas
of the device:
Flash Memories
PLDs (DPLD, CPLD, Page Register)
DSP Bus Interface (Address, Data, Control)
I/O Ports
Runtime Control Registers
JTAG ISP Interface
The following describes these functions in more
detail.
Flash Memories
The Main Flash memory array is divided into eight
equal 64 KByte sectors. The Secondary Flash
memory array is divided into four equal 8 KByte
sectors. Each sector is selected by the DPLD can
be separately protected from program and erase
cycles. This configuration is specified by using PS-
Dsoft Express
.
Memory Sector Select Signals.
The DPLD gen-
erates the Select signals for all the internal memo-
ry blocks (see
Figure 7., page 26
). Each of the
twelve sectors of the Flash memories has a select
signal (
FS0-FS7, or CSBOOT0-CSBOOT3
) which
contains up to three product terms. Having three
product terms for each select signal allows a given
sector to be mapped into multiple areas of system
memory if needed.
Ready/Busy (PE4).
This signal can be used to
output the Ready/
Busy
status of the device. Ready/
Busy
is a
’
0
’
(Busy) when either Flash memory ar-
ray is being written,
or
when either Flash memory
array is being erased. The output is a
’
1
’
(Ready)
when no WRITE or Erase cycle is in progress. This
signal may be polled by the DSP or used as a DSP
interrupt to indicate when an erase or program cy-
cle is complete.
I
I
I
I
I
I
Memory Operation.
The Flash memories are ac-
cessed through the DSP Address, Data, and Con-
trol Bus Interface.
DSPs and MCUs cannot write to Flash memory as
it would an SRAM device. Flash memory must first
be
“
unlocked
”
with a special sequence of WRITE
operations to invoke an internal algorithm, then a
single data byte (or word if DSM2150F5V is con-
figured for 16-bit operation) is written to the Flash
memory array, then programming status is
checked by a READ operation or by checking the
Ready/
Busy
pin (PE4). This
“
unlocking
”
sequence
optionally may be bypassed by using the Unlock
Bypass command to reduce programming time.
Table 5., page 15
lists all of the special instruction
sequences to program (write) data to the Flash
memory arrays, erase the arrays, and check for
different types of status from the arrays when the
DSM2150F5V is configured to operate as an 8-bit
device. Table 6 lists instruction sequences when
the DSM2150F5V is configured for 16-bit opera-
tion. These instruction sequences are different
combinations of individual WRITE and READ op-
erations.
IMPORTANT:
The DSP cannot read and execute
code from the same Flash memory array for which
it is directing an instruction sequence. Or more
simply stated, the DSP may not read code from
the same Flash array that is writing or erasing. In-
stead, the DSP must execute code from an alter-
nate memory (like its own internal SRAM or a
different Flash array) while sending instructions to
a given Flash array. Since the two Flash memory
arrays inside the DSM device are completely inde-
pendent, the DSP may read code from one array
while sending instructions to the other.
After a Flash memory array is programmed (writ-
ten) it will go to
“
Read Array
”
Mode, then the DSP
can read from Flash memory just as if would from
any ROM or SRAM device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSM2150F5V-12T6 | DSM (Digital Signal Processor System Memory) for Analog Devices DSPs (3.3V Supply) |
| DSM2180F3 | DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (5V Supply) |
| DSM2180F315K6 | DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (5V Supply) |
| DSM2180F315T6 | DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (5V Supply) |
| DSM2180F390K6 | DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (5V Supply) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSM2150F5V-12T6 | 功能描述:SPLD - 簡單可編程邏輯器件 3.3V 4M 120ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| DSM2150F5V-12T6T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| DSM2180F3 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DSM (Digital Signal Processor System Memory) for analog devices ADSP-218X family (5 V supply) |
| DSM2180F3_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DSM (Digital Signal Processor System Memory) for analog devices ADSP-218X family (5 V supply) |
| DSM2180F315K6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (3.3V Supply) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。