- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376998 > DSM2190F4V (意法半導(dǎo)體) 16-bit fixed point DSP with Flash PDF資料下載
參數(shù)資料
| 型號： | DSM2190F4V |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-bit fixed point DSP with Flash |
| 中文描述： | 具有閃存的 16 位定點 DSP |
| 文件頁數(shù)： | 37/61頁 |
| 文件大?。?/td> | 530K |
| 代理商： | DSM2190F4V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
37/61
DSM2190F4
POWER MANAGEMENT
The device offers configurable power saving op-
tions. These options may be used individually or in
combinations, as follows:
I
All memory blocks in the device are built with
zero-power management technology. Zero-
power technology puts the memories into
standby mode when address/data inputs are
not changing (zero DC current). As soon as a
transition occurs on an input, the affected
memory “wakes up”, changes and latches its
outputs, then goes back to standby. The
designer does
not
have to do anything special to
achieve memory standby mode when no inputs
are changing—it happens automatically.
Both PLDs (DPLD and CPLD) are also Zero-
power, but this is not the default operation. The
DSP must set a bit at run-time to achieve Zero-
power as described next.
I
The PMMR registers can be written by the DSP
at run-time to manage power. The device has a
Turbo bit in the PMMR0 register. This bit can be
set to turn the Turbo mode off (the default is with
Turbo mode turned on). While Turbo mode is
off, the PLDs can achieve standby current when
no PLD inputs are changing (zero DC current).
Even when inputs do change, significant power
can be saved at lower frequencies (AC current),
compared to when Turbo mode is on. When the
Turbo mode is on, there is a significant DC
current component and the AC component is
higher.
Further significant power savings can be
achieved by blocking signals that are not used
in DPLD or CPLD logic equations. The “blocking
bits” in PMMR registers can be set to logic 1 by
the DSP to block designated signals from reach-
ing both PLDs. Current consumption of the
PLDs is directly related to the composite fre-
quency of the changes on their inputs (see Fig-
ure 25), so blocking unused PLD inputs can
significantly lower PLD operating frequency and
power consumption. The DSP also has the op-
tion of blocking certain PLD input when not
needed, then letting them pass for when needed
for specific logic operations. Table 17 and Table
18 define the PMMR registers.
I
PSD Chip Select Input (CSI, PD2) can be used
to disable the internal memories and
csiop
registers, placing them in standby mode even if
inputs are changing. This feature does not block
any internal signals or disable the PLDs. There
is a slight penalty in memory access time when
PSD Chip Select Input (CSI, PD2) makes its
initial transition from deselected to selected.
Table 17. Power Management Mode Registers PMMR0
1
Note: 1. The bits of this register are cleared to zero following Power-up. Subsequent Reset (Reset) pulses do not clear the registers.
Bit 0
X
0
Not used, and should be set to zero.
Bit 1
X
0
Not used, and should be set to zero.
Bit 2
X
0
Not used, and should be set to zero.
Bit 3
PLD Turbo
0 = on PLD Turbo mode is on
1 = off PLD Turbo mode is off, saving power.
Bit 4
PLD Array clk
0 = on
CLKIN (PD1) input to the PLD AND Array is passed onto PLDs. Every change of
CLKIN (PD1) Powers-up the PLD when Turbo bit is 0.
1 = off CLKIN (PD1) input to PLD AND Array is blocked, saving power.
Bit 5
PLD MCell clk
0 = on CLKIN (PD1) input to the PLD Macrocells is passed onto PLDs.
1 = off CLKIN (PD1) input to PLD Macrocells is blocked, saving power.
Bit 6
X
0
Not used, and should be set to zero.
Bit 7
X
0
Not used, and should be set to zero.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSM2190F4V-15K6 | 16-bit fixed point DSP with Flash |
| DSM2190F4V-15T6 | 16-bit fixed point DSP with Flash |
| DSM3MA | GENERAL-USE RECTIFIER DIODE |
| DSP-A1092 | NATURAL SOUND AV AMPLIFIRE |
| DSP101 | DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSM2190F4V-15K6 | 功能描述:SPLD - 簡單可編程邏輯器件 3.3V 16M 150ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| DSM2190F4V-15T6 | 功能描述:SPLD - 簡單可編程邏輯器件 3.3V 16M 150ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| DSM-22LA | 制造商:Tenma 功能描述:Dual Digital Satellite Meter |
| DSM2C250 | 制造商:Molex 功能描述:REED SWITCH W/NC 3P M/MP 5M |
| DSM2C500 | 制造商:Molex 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。