參數(shù)資料
型號: DSP56301PW80
廠商: Freescale Semiconductor
文件頁數(shù): 53/124頁
文件大?。?/td> 0K
描述: IC DSP 24BIT 80MHZ 208-LQFP
標準包裝: 36
系列: DSP563xx
類型: 定點
接口: 主機接口,SSI,SCI
時鐘速率: 80MHz
非易失內(nèi)存: ROM(9 kB)
芯片上RAM: 24kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 208-LQFP
供應(yīng)商設(shè)備封裝: 208-LQFP
包裝: 托盤
DSP56301 Technical Data, Rev. 10
2-8
Freescale Semiconductor
Specifications
21
Delay from WR assertion to interrupt request deassertion
for level sensitive fast interrupts1
DRAM for all WS7
SRAM WS = 1
SRAM WS = 2, 3
SRAM WS
≥ 4
80 MHz:
(WS + 3.5)
× TC – 12.4
100 MHz:
(WS + 3.5)
× TC – 10.94
80 MHz:
(WS + 3.5)
× TC – 12.4
100 MHz:
(WS + 3.5)
× TC – 10.94
80 MHz:
(WS + 3)
× TC – 12.4
100 MHz:
(WS + 3)
× TC – 10.94
80 MHz:
(WS + 2.5)
× TC – 12.4
100 MHz:
(WS + 2.5)
× TC – 10.94
Note 8
Note 8
ns
22
Synchronous interrupt setup time from IRQA, IRQB,
IRQC, IRQD, NMI assertion to the CLKOUT Transition 2
7.4
TC
5.9
TC
ns
23
Synchronous interrupt delay time from the CLKOUT
Transition 2 to the first external address output valid
caused by the first instruction fetch after coming out of
Wait Processing state
Minimum
Maximum
8.25
× TC + 1.0
24.75
× TC + 5.0
116.6
314.4
83.5
252.5
ns
24
Duration for IRQA assertion to recover from Stop state
7.4
5.9
ns
25
Delay from IRQA assertion to fetch of first instruction
(when exiting Stop)2, 3
PLL is not active during Stop (PCTL Bit 17 = 0) and
Stop delay is enabled (Operating Mode Register Bit 6
= 0)
PLL is not active during Stop (PCTL Bit 17 = 0) and
Stop delay is not enabled (Operating Mode Register
Bit 6 = 1)
PLL is active during Stop (PCTL Bit 17 = 1) (Implies
No Stop Delay)
PLC
× ETC × PDF + (128 K
PLC/2)
× TC
PLC
× ETC × PDF + (23.75 ±
0.5)
× TC
(9.25 ± 0.5)
× TC
1.6
290.6 ns
109.4
17.0
15.4 ms
121.9
1.3
232.5
ns
87.5
13.6
12.3
ms
97.5
ms
ns
26
Duration of level sensitive IRQA assertion to ensure
interrupt service (when exiting Stop)2, 3
PLL is not active during Stop (PCTL Bit 17 = 0) and
Stop delay is enabled (Operating Mode Register Bit 6
= 0)
PLL is not active during Stop (PCTL Bit 17 = 0) and
Stop delay is not enabled (Operating Mode Register
Bit 6 = 1)
PLL is active during Stop (PCTL Bit 17 = 1) (implies no
Stop delay)
PLC
× ETC × PDF + (128K
PLC/2)
× TC
PLC
× ETC × PDF +
(20.5
± 0.5) × TC
5.5
× TC
17.0
15.4
68.8
13.6
12.3
55.0
ms
ns
27
Interrupt Request Rate
HI32, ESSI, SCI, Timer
DMA
IRQ, NMI (edge trigger)
IRQ, NMI (level trigger)
12
× TC
8
× TC
8
× TC
12
× TC
150.0
100.0
150.0
120.0
80.0
120.0
ns
Table 2-7.
Reset, Stop, Mode Select, and Interrupt Timing6 (Continued)
No.
Characteristics
Expression
80 MHz
100 MHz
Unit
Min
Max
Min
Max
相關(guān)PDF資料
PDF描述
VE-26Z-CW-S CONVERTER MOD DC/DC 2V 40W
MIC281-0BM6 TR IC SUPERVISOR THERMAL SOT23-6
VJ1206A821JBBAT4X CAP CER 820PF 100V 5% NP0 1206
VI-21D-CW-F4 CONVERTER MOD DC/DC 85V 100W
EBC05DRES-S13 CONN EDGECARD 10POS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56301UMAD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56301 Users Manual Addendum
DSP56301VF100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 100Mhz/100MMACS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
DSP56301VF80 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC MAP DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
DSP56301VF80B1 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC DSP56301VF80B1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
DSP56301VL100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Digital Signal Processor