參數(shù)資料
型號(hào)： DSP56600
廠商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述： Implementing Viterbi Decoders Using the VSL Instruction on DSP Families
中文描述： 維特比解碼器實(shí)現(xiàn)上使用DSP的家庭教學(xué)的VSL
文件頁(yè)數(shù)： 60/108頁(yè)
文件大?。?/td> 726K
代理商： DSP56600
4-12
Viterbi Decoder Implementation
For More Information On This Product,
Go to: www.freescale.com
Algorithmic Extensions
Main: Putting the Pieces Back Together
We have placed a comment at the beginning, moving the branch metric table address to
r2. Since this is done in the FindMetrics routine, we dont actually need to execute this,
but it is included as a reminder that r2 needs to be set properly. The remainder of this
routine is like the ACS butterfly, except that parts are removed, and the number of
iterations varies.
We store the beginning values of r4 and r5 so that we can restore them at the end,
swapped with each other. Because the number of loop iterations varies, we dont get the
automatic swapping that the ACS macro has. The first branch metrics are fetched, and
the updated count value is stored in memory. We then load the first path metric/path
pair.
The loop is quite similar to the ACS except we have eliminated unneeded operations. We
add a branch metric and load the next path metric/path pair (for the lower path). We
then add a branch metric and read the branch metrics for the next loop iteration. Taking
the MAX of the accumulators chooses the survivor path metric/path pair, and the path
metric read pointer is incremented for the next loop in parallel. The move loads the path
metric/path pair for the next loop. The VSL completes the current state update for the
upper state.
Note that the state storage pointer is incremented only once, even though we only
update the upper state. This means that state 2 will be written at the address
normally
used for state 1, state 4 at the address used for state 2, etc. The next invocation of the
ACSFlush will read the data correctly, because the read pointer increment, r5 is halved
for each invocation of this macro. During the next invocation, we will only have states 0,
4, 8, etc. These are exactly the states that are possible when the encoder is being 0 filled.
To end this macro, we restore r4 and r5 to the desired values, swapping old and update
memories as needed. The loop count is read from n5, halved, and restored, so that we
process half as many states on the next loop invocation.
4.5
MAIN: PUTTING THE PIECES BACK TOGETHER
There are a number of changes to the main program that are required for these new
macros to operate properly. The code for MAIN appears in the following example.
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料
PDF描述
DSP56852E 16-bit Digital Signal Controllers
DSP56852VFE 16-bit Digital Signal Controllers
DSP56853E 16-bit Digital Signal Controllers
DSP56853FG120 16-bit Digital Signal Controllers
DSP56853FGE 16-bit Digital Signal Controllers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56600AD 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTERGRATED CELLULAR BASEBAND PROCESSOR DEVELOPMENT IC
DSP56600FM 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-BIT DIGITAL SIGNAL PROCESSOR
DSP56602 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Digital Signal Processor User manual
DSP56602AD 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Digital Signal Processor User manual
DSP56602DS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56602 16-Bit Digital Signal Processor Datasheet
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*