參數(shù)資料
型號： EPCS64SI16N
廠商： Altera
文件頁數(shù)： 20/40頁
文件大?。?/td> 0K
描述： IC CONFIG DEVICE 64MBIT 16-SOIC
產(chǎn)品培訓(xùn)模塊： Three Reasons to Use FPGA's in Industrial Designs
標準包裝： 49
系列： EPCS
可編程類型： 系統(tǒng)內(nèi)可編程
存儲容量： 64Mb
電源電壓： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
封裝/外殼： 16-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 16-SOIC
包裝： 管件
產(chǎn)品目錄頁面： 604 (CN2011-ZH PDF)
其它名稱： 544-1380-5
EPCS64SI16
EPCS64SI16N-ND
EPCS Device Memory Access
Page 27
Serial Configuration (EPCS) Devices Datasheet
January 2014
Altera Corporation
Figure 16 shows the instruction sequence of the erase bulk operation.
Erase Sector Operation
The erase sector operation code is b'1101 1000 and it lists the MSB first. This
operation allows you to erase a certain sector in the EPCS device by setting all the bits
inside the sector to 1 or 0xFF. This operation is useful if you want to access the unused
sectors as general purpose memory in your applications. You must execute the write
enable operation before the erase sector operation so that the write enable latch bit in
the status register is set to 1.
You can implement the erase sector operation by first driving the nCS signal low, then
you shift in the erase sector operation code, followed by the three address bytes of the
chosen sector on the ASDI pin. The three address bytes for the erase sector operation
can be any address inside the specified sector. For more information about the sector
address range, refer to Table 3 on page 7 through Table 7 on page 12. Drive the nCS
signal high after the eighth bit of the erase sector operation code has been latched in.
The device initiates the self-timed erase sector cycle immediately after the nCS signal is
driven high. For more information about the self-timed erase sector cycle time, refer to
the tES value in Table 16 on page 29.
You must account for this delay before accessing the memory contents. Alternatively,
you can check the write in progress bit in the status register by executing the read
status operation while the self-timed erase sector cycle is in progress. The write in
progress bit is set to 1 during the self-timed erase sector cycle and 0 when it is
complete. The write enable latch bit in the status register resets to 0 before the erase
cycle is complete.
Figure 17 shows the instruction sequence of the erase sector operation.
Figure 16. Erase Bulk Operation Timing Diagram
nCS
DCLK
ASDI
01234567
Operation Code
Figure 17. Erase Sector Operation Timing Diagram
Note to Figure 17:
(1) Address bit A[23] is a don't-care bit in the EPCS64 device. Address bits A[23..21] are don't-care bits in the EPCS16 device. Address bits
A[23..19]
are don't-care bits in the EPCS4 device. Address bits A[23..17] are don't-care bits in the EPCS1 device.
nCS
DCLK
ASDI
01234567
89
28
29
30
31
Operation Code
24-Bit Address (1)
23
22
3
2
1
0
MSB
相關(guān)PDF資料
PDF描述
XC17S15ASO20C IC PROM SER 5000 C-TEMP 20-SOIC
ICL7663SACBAZA-T IC REG LDO ADJ 40MA 8-SOIC
HMC25DRYN-S734 CONN EDGECARD 50POS DIP .100 SLD
EEC26DRYH-S13 CONN EDGECARD 52POS .100 EXTEND
XC17S15APD8I IC PROM SER 5000 I-TEMP 8-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPCSC2.5T 功能描述:接線端子工具和配件 End Plate RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket
EPCSC2.5T1-2 功能描述:接線端子工具和配件 End Plate RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket
EPCSC2.5T2-2 功能描述:接線端子工具和配件 End Plate RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket
EPCSC2.5T2-2/BL 功能描述:接線端子工具和配件 End Plate , Black (50) RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket
EPCSC2.5T2-2/BU 功能描述:接線端子工具和配件 End Plate , Blue (50) RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*