參數(shù)資料
型號(hào): EVAL-AD9880-ABZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 19/64頁(yè)
文件大?。?/td> 0K
描述: KIT MODULE VIDEO INPUT AD9880
標(biāo)準(zhǔn)包裝: 1
主要目的: 視頻,視頻處理
嵌入式:
已用 IC / 零件: AD9880
主要屬性: HDMI 接收器和模擬接口
次要屬性: 3 路 8 位 150MSPS ADC
已供物品:
AD9880
Rev. 0 | Page 26 of 64
Hex
Address
Read/Write
or Read Only
Bits
Default
Value
Register Name
Description
[6]
*1******
PLL Sync Filter Enable
Enables the PLL to use the filtered Hsync rather than the raw
Hsync. This clips any bad Hsyncs, but does not regenerate
missing pulses.
[5]
**0*****
Vsync Filter Enable
Enables the Vsync filter. The Vsync filter gives a predictable
Hsync/Vsync timing relationship but clips one Hsync period off
the leading edge of Vsync.
[4]
***0****
Vsync Duration
Enable
Enables the Vsync duration block. This block can be used if
necessary to restore the duration of a filtered Vsync.
[3]
**** 1***
Auto Offset Clamp
Mode
0 = auto offset measures code during clamp.
1 = auto offset measures code (10 or 16) clock cycles after end of
clamp for 6 clock cycles.
[2]
**** *1**
Auto Offset Clamp
Length
Sets delay after end of clamp for auto offset clamp mode = 1.
0 = Delay is 10 clock cycles.
1 = Delay is 16 clock cycles.
0x22
Read/Write
[7:0]
4
Vsync Duration
Vsync Duration.
0x23
Read/Write
[7:0]
32
Hsync Duration
Hsync Duration. Sets the duration of the output Hsync in pixel
clocks.
0x24
Read/Write
[7]
1*******
Hsync Output
Polarity
Output Hsync Polarity (both DVI and Analog). 0 = active low out.
1 = active high out.
[6]
*1******
Vsync Output Polarity
Output Vsync polarity (both DVI and analog).
0 = active low out.
1 = active high out.
[5]
**1*****
DE Output Polarity
Output DE polarity (both DVI and analog) .
0 = active low out.
1 = active high out.
[4]
***1****
Field Output Polarity
Output field polarity (both DVI and analog).
0 = active low out.
1 = active high out.
[3]
****1***
SOG Output Polarity
Output SOG polarity (analog only).
0 = active low out.
1 = active high out.
[2:1]
*****11*
SOG Output Select
Selects signal present on SOG output.
00 = SOG (SOG0 or SOG1).
01 = Raw Hsync (HSYNC0 or HSYNC1).
10 = Regenerated sync.
11 = Hsync to PLL.
[0]
*******0
Output CLK Invert
0 = Don’t invert clock out.
1 = Invert clock out.
0x25
Read/Write
[7:6]
01******
Output CLK Select
Select which clock to use on output pin. 1× CLK is divided down
from TMDS clock input when pixel repetition is in use.
00 = × CLK.
01 = 1× CLK.
10 = 2× CLK.
11 = 90° phase 1X CLK.
[5:4]
**11****
Output Drive
Strength
Set the drive strength of the outputs.
00 = lowest, 11 = highest.
[3:2]
****00**
Output Mode
Selects which pins the data comes out on.
00 = 4:4:4 mode (normal).
01 = 4:2:2 + DDR 4:2:2 on blue.
10 = DDR 4:4:4 + DDR 4:2:2 on blue.
相關(guān)PDF資料
PDF描述
EVAL-ADV7611EB2Z BOARD EVALUATION FOR ADV7611
1-1906012-2 CA 2.0MM OFNR 50/125,LC SEC RED
4922R-17L INDUCTOR 22UH POWER SMD
GMM12DTAD CONN EDGECARD 24POS R/A .156 SLD
S200-2-W1-22-9 SOLDERSLEEVE SHLD TERMI W/LEADS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAS1000EBZU1 功能描述:EVAL BOARD ADAS1000 ECG AFE RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
EVAL-ADAS1000SDZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 EVALUATION BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V
EVAL-ADAS1000SDZU3 制造商:Analog Devices 功能描述:EVALUATION KIT - Boxed Product (Development Kits)
EVAL-ADAS1000SDZU4 制造商:Analog Devices 功能描述:EVAL BOARD ANAS1000 ECG AFE
EVAL-ADAS1127CBZ 功能描述:BOARD EVAL FOR ADAS1127 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件