參數(shù)資料
型號(hào)： EVAL-AD9880-ABZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 38/64頁(yè)
文件大小： 0K
描述： KIT MODULE VIDEO INPUT AD9880
標(biāo)準(zhǔn)包裝： 1
主要目的： 視頻，視頻處理
嵌入式： 否
已用 IC / 零件： AD9880
主要屬性： HDMI 接收器和模擬接口
次要屬性： 3 路 8 位 150MSPS ADC
已供物品： 板
AD9880
Rev. 0 | Page 43 of 64
0x20
7-0
Sync Filter Window Width
This 8-bit register sets the distance in 40 MHz clock
periods (25 ns), which is the allowed distance for
Hsync pulses before and after the expected Hsync
edge. This is the heart of the filter in that it only looks
for Hsync pulses at a given time (plus or minus this
window) and then ignores extraneous equalization
pulses that disrupt accurate PLL operation. The
power-up default setting is 10d, or 200 ns on either
side of the expected Hsync.
0x21
7
Sync Processing Filter Enable
This bit selects which Hsync is used for the sync
processing functions of internal Coast, H/V count,
field detection, and Vsync duration counts. A clean
Hsync is fundamental to accurate processing of the
sync. The power-up default setting is 1.
Table 35. Sync Processing Filter Enable
Select
Result
0
Sync processing uses raw Hsync or SOG
1
Sync processing uses regenerated Hsync from sync
filter
0x21
6
PLL Sync Filter Enable
This bit selects which signal the PLL uses. It can select
between raw Hsync or SOG, or filtered versions. The
filtering of the Hsync and SOG can eliminate nearly
all extraneous transitions which have traditionally
caused PLL disruption. The power-up default setting
is 0.
Table 36. PLL Sync Filter Enable
Select
Result
0
PLL uses raw Hsync or SOG inputs
1
PLL uses filtered Hsync or SOG inputs
0x21
5
Vsync Filter Enable
The purpose of the Vsync filter is to guarantee the
position of the Vsync edge with respect to the Hsync
edge and to generate a field signal. The filter works by
examining the placement of Vsync and regenerating a
correctly placed Vsync one line later. The Vsync is
first checked to see whether it occurs in the Field 0
position or the Field 1 position. This is done by
checking the leading edge position against the sync
separator threshold and the Hsync position. The
Hsync width is divided into four quadrants with
Quadrant 1 starting at the Hsync leading edge plus a
sync separator threshold. If the Vsync leading edge
occurs in Quadrant 1 or 4 then the field is set to 0 and
the output Vsync is placed coincident with the Hsync
leading edge. If the Vsync leading edge occurs in
Quadrant 2 or 3 then the field is set to 1 and the
output Vsync leading edge is placed in the center of
the line. In this way, the Vsync filter creates a
predictable relative position between Hsync and
Vsync edges at the output.
If the Vsync occurs near the Hsync edge, this guaran-
tees that the Vsync edge follows the Hsync edge. This
performs filtering also in that it requires a minimum
of 64 lines between Vsyncs. The Vsync filter cleans up
extraneous pulses that might occur on the Vsync. This
should be enabled whenever the Hsync/Vsync count is
used. Setting this bit to 0 disables the Vsync filter.
Setting this bit to 1 enables the Vsync filter. Power-up
default is 0.
Table 37. Vsync Filter Enable
Vsync Filter Bit
Result
0
Vsync filter disabled
1
Vsync filter enabled
0x21
4
Vsync Duration Enable
This enables the Vsync duration block which is
designed to be used with the Vsync filter. Setting the
bit to 0 leaves the Vsync output duration unchanged;
setting the bit to 1 sets the Vsync output duration
based on Register 0x22. The power-up default is 0.
Table 38. Vsync Duration Enable
Vsync
Duration Bit
Result
0
Vsync output duration unchanged
1
Vsync output duration set by 0x22
0x21
3
Auto Offset Clamp Mode
This bit specifies if the auto offset measurement takes
place during clamp or either 10 or 16 clocks afterward.
The measurement takes 6 clock cycles.
Table 39. AO Clamp Mode
AO
Offset Mode
Result
0
Auto offset measurement takes place during
clamp period
1
Auto offset measurement is set by 0x21, Bit 2
0x21
2
Auto Offset Clamp Length
This bit sets the delay following the end of the clamp
period for AO measurement. This bit is valid only if
Register 0x21, Bit 3 = 1.
Table 40. AO Clamp Length
AO Offset
Clamp Bit
Result
0
Delay is 10 clock cycles
1
Delay is 16 clock cycles
0x22
7-0
Vsync Duration
This is used to set the output duration of the Vsync,
and is designed to be used with the Vsync filter. This
is valid only if Register 0x21, Bit 4 is set to 1. Power-up
default is 4.
相關(guān)PDF資料
PDF描述
EVAL-ADV7611EB2Z BOARD EVALUATION FOR ADV7611
1-1906012-2 CA 2.0MM OFNR 50/125,LC SEC RED
4922R-17L INDUCTOR 22UH POWER SMD
GMM12DTAD CONN EDGECARD 24POS R/A .156 SLD
S200-2-W1-22-9 SOLDERSLEEVE SHLD TERMI W/LEADS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAS1000EBZU1 功能描述:EVAL BOARD ADAS1000 ECG AFE RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
EVAL-ADAS1000SDZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 EVALUATION BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
EVAL-ADAS1000SDZU3 制造商:Analog Devices 功能描述:EVALUATION KIT - Boxed Product (Development Kits)
EVAL-ADAS1000SDZU4 制造商:Analog Devices 功能描述:EVAL BOARD ANAS1000 ECG AFE
EVAL-ADAS1127CBZ 功能描述:BOARD EVAL FOR ADAS1127 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*