- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄18724 > EVAL-ADF4150HVEB1Z (Analog Devices Inc)EVAL BOARD FOR ADF4150HV PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADF4150HVEB1Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR ADF4150HV |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 整數(shù) N 合成器（RF） |
| 頻率： | 3GHz |
| 適用于相關(guān)產(chǎn)品： | ADF4150HV |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
ADF4150HV
Rev. 0 | Page 18 of 28
Reference Doubler
Setting the DB25 bit to 0 disables the doubler and feeds the
REFIN signal directly into the 10-bit R counter. Setting this bit to
1 multiplies the REFIN frequency by a factor of 2 before feeding
it into the 10-bit R counter. When the doubler is disabled, the
REFIN falling edge is the active edge at the PFD input to the
fractional synthesizer. When the doubler is enabled, both the
rising and falling edges of REFIN become active edges at the
PFD input.
When the doubler is enabled and the low spur mode is chosen,
the in-band phase noise performance is sensitive to the REFIN duty
cycle. The phase noise degradation can be as much as 5 dB for
REFIN duty cycles outside a 45% to 55% range. The phase noise
is insensitive to the REFIN duty cycle in the low noise mode and
when the doubler is disabled.
The maximum allowable REFIN frequency when the doubler is
enabled is 30 MHz.
RDIV2
Setting the DB24 bit to 1 inserts a divide-by-2 toggle flip-flop
between the R counter and the PFD. This function allows a 50%
duty cycle signal to appear at the PFD input, which is necessary
when the charge pump boost mode is enabled (see the Boost
Enable section).
10-Bit R Counter
The 10-bit R counter (Bits[DB23:DB14]) allows the input
reference frequency (REFIN) to be divided down to produce the
reference clock to the PFD. Division ratios from 1 to 1023 are
allowed.
Double Buffer
The DB13 bit enables or disables double buffering of
Bits[DB22:DB20] in Register 4. For information about how
double buffering works, see the Program Modes section.
Charge Pump Current Setting
Bits[DB11:DB9] set the charge pump current. This value
should be set to the charge pump current that the loop filter
is designed with (see Figure 22).
Lock Detect Function (LDF)
The DB8 bit configures the lock detect function (LDF). The LDF
controls the number of PFD cycles monitored by the lock detect
circuit to ascertain whether lock has been achieved. When DB8
is set to 0, the number of PFD cycles monitored is 40. When
DB8 is set to 1, the number of PFD cycles monitored is 5. It is
recommended that the DB8 bit be set to 0 for fractional-N mode
and 1 for integer-N mode.
Lock Detect Precision (LDP)
The lock detect precision bit (Bit DB7) sets the comparison
window in the lock detect circuit. When DB7 is set to 0, the
comparison window is 10 ns; when DB7 is set to 1, the window
is 6 ns. The lock detect circuit goes high when n consecutive
PFD cycles are less than the comparison window value; n is set
by the LDF bit (DB8). For example, with DB8 = 0 and DB7 = 0,
40 consecutive PFD cycles of 10 ns or less must occur before
digital lock detect goes high. The recommended settings for
Bits[DB8:DB7] are listed in Table 7.
Table 7. Recommended LDF and LDP Bit Settings
Mode
DB8 (LDF)
DB7 (LDP)
Integer-N
1
Fractional-N, Low Noise Mode
0
1
Fractional-N, Low Spur Mode
0
Power-Down (PD)
The DB5 bit provides the programmable power-down mode.
Setting this bit to 1 performs a power-down. Setting this bit to 0
returns the synthesizer to normal operation. In software power-
down mode, the part retains all information in its registers. The
register contents are lost only if the supply voltages are removed.
When power-down is activated, the following events occur:
Synthesizer counters are forced to their load state
conditions.
Charge pump is forced into three-state mode.
Digital lock detect circuitry is reset.
RFOUT buffers are disabled.
Input registers remain active and capable of loading
and latching data.
Charge Pump Three-State
Setting the DB4 bit to 1 puts the charge pump into three-state
mode. This bit should be set to 0 for normal operation.
Counter Reset
The DB3 bit is the reset bit for the R counter and the N counter
of the ADF4150HV. When this bit is set to 1, the RF synthesizer
N counter and R counter are held in reset. For normal opera-
tion, this bit should be set to 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PROPOWER-2.5V-KIT | KIT IN-LINE REGULATOR +2.5V |
| TC32N6C32K7680 | OSCILLATOR 32.7680 KHZ 2.5V SMD |
| TC32L6C32K7680 | OSCILLATOR 32.7680 KHZ 3.3V SMD |
| 80-7 | NAIL HARNESS BOARD 1.75" |
| CB-OBS411I-04-B | KIT EVAL OBS411 USB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4151EB1Z | 制造商:Analog Devices 功能描述:EVAL PLL FREQ SYNTH ADF4151 制造商:Analog Devices 功能描述:ADF4151, PLL SYNTHESIZER, EVAL BOARD; Silicon Manufacturer:Analog Devices; Kit Application Type:Clock & Timing; Application Sub Type:PLL Frequency Synthesizer; Kit Contents:Software CD, EVAL-ADF4151EB1Z Board; Features:Fractional-N ;RoHS Compliant: Yes |
| EVAL-ADF4153EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For ADF4153 制造商:Analog Devices 功能描述:IC EVALUATION ((NS)) |
| EVAL-ADF4153EBZ1 | 功能描述:BOARD EVAL FOR ADF4153 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| EVAL-ADF4154EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fractional-N Frequency Synthesizer |
| EVAL-ADF4154EBZ1 | 功能描述:BOARD EVALUATION FOR ADF4154EB1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。