參數(shù)資料
型號： EVAL-ADF4158EB1Z
廠商： Analog Devices Inc
文件頁數(shù)： 19/36頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR ADF4158
標(biāo)準(zhǔn)包裝： 1
主要目的： 計時，頻率合成器
嵌入式： 否
已用 IC / 零件： ADF4158
主要屬性： 單路分?jǐn)?shù)-N PLL
已供物品： 板
ADF4158
Data Sheet
Rev. G | Page 26 of 36
Setting Bit DB28 in the R-divider register (Register R2) to 1
enables cycle slip reduction. Note that a 45% to 55% duty cycle
is needed on the signal at the PFD in order for CSR to operate
correctly. The reference divide-by-2 flip-flop can help to provide a
50% duty cycle at the PFD. For example, if a 100 MHz reference
frequency is available and the user wants to run the PFD at
10 MHz, setting the R-divide factor to 10 results in a 10 MHz
PFD signal that is not 50% duty cycle. By setting the R-divide
factor to 5 and enabling the reference divide-by-2 bit, a 50%
duty cycle 10 MHz signal can be achieved.
Note that the cycle slip reduction feature can only be operated
when the phase detector polarity setting is positive (DB6 in
Register R3). It cannot be used if the phase detector polarity is
negative.
MODULATION
The ADF4158 can operate in frequency shift keying (FSK) or
phase shift keying (PSK) mode.
Frequency Shift Keying (FSK)
FSK is implemented by setting the ADF4158 N-divider up for
the center frequency and then toggling the TXDATA pin. The
deviation from the center frequency is set by
fDEV = (fPFD/225) × (DEV × 2DEV_OFFSET)
(7)
where:
fPFD is the PFD frequency.
DEV is a 16-bit word.
DEV_OFFSET is a 4-bit word.
The ADF4158 implements this by incrementing or decrementing
the set N-divide value by DEV × 2DEV_OFFSET.
Phase Shift Keying (PSK)
When the ADF4158 is set up in PSK mode, it is possible to
toggle the output phase of the ADF4158 between 0° and 180°.
The TXDATA pin controls the phase.
FSK Settings Worked Example
For example, take an FSK system operating at 5.8 GHz, with a
25 MHz PFD, 250 kHz deviation and DEV_OFFSET = 4.
Rearrange Equation 4 as follows
OFFSET
DEV
PFD
DEV
f
DEV
_
25
2
×
=
(8)
52
.
971
,
20
2
MHz
25
kHz
250
4
25
=
×
=
DEV
The DEV value is rounded to 20,972. Toggling the TXDATA pin
causes the frequency to hop between ±250 kHz frequencies
from the programmed center frequency.
WAVEFORM GENERATION
The ADF4158 is capable of generating four types of waveforms
in the frequency domain: single ramp burst, single sawtooth
burst, sawtooth ramp, and triangular ramp. Figure 31 through
Figure 34 show the types of waveforms available.
F
RE
Q
UE
NCY
TIME
08728-
022
Figure 31. Single Ramp Burst
F
RE
Q
UE
NCY
TIME
08728-
021
Figure 32. Single Sawtooth Burst
F
RE
Q
UE
NCY
TIME
08728-
019
Figure 33. Sawtooth Ramp
F
RE
Q
UE
NCY
TIME
08728-
020
Figure 34. Triangular Ramp
相關(guān)PDF資料
PDF描述
RNF-100-1/8-BK-STK HEATSHRINK RNF-100 1/8"X4' BLK
M3CCA-1418R IDC CABLE - MKC14A/MC14M/MKC14A
M3AAA-1418R IDC CABLE - MSC14A/MC14M/MSC14A
H1AXH-3036G IDC CABLE - HSC30H/AE30G/X
A3AAH-1036G IDC CABLE - ASC10H/AE10G/ASC10H
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF4193EBZ1 功能描述:BOARD EVALUATION EB1 FOR ADF4193 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
EVAL-ADF4193EBZ2 功能描述:BOARD EVALUATION EB2 FOR ADF4193 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
EVAL-ADF4206-7EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR DUAL RF PLL FREQUENCY SYNTHESIZERS 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk
EVAL-ADF4208EB1 制造商:Analog Devices 功能描述:Evaluation Board For Dual RF PLL Frequency Synthesizers 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk
EVAL-ADF4212EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*