- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16855 > EVAL-ADF4158EB1Z (Analog Devices Inc)BOARD EVALUATION FOR ADF4158 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADF4158EB1Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/36頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADF4158 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4158 |
| 主要屬性： | 單路分?jǐn)?shù)-N PLL |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ADF4158
Data Sheet
Rev. G | Page 28 of 36
To calculate the DEV word, use Equation 15.
DEV = fDEV/(fRES × 2DEV_OFFSET)
(15)
52
.
971
,
20
2
MHz
25
z
kH
250
4
25
=
×
=
DEV
Rounding this to 20,972 and recalculating using Equation 9 to get
the actual deviation frequency, fDEV, thus produces the following:
fDEV = (25 MHz/225) × (20,972 × 24) = 250.006 kHz
The number of fDEV steps required to cover the 50 MHz range is
50 MHz/250.006 kHz = 200. To cover the 50 MHz range in 2 ms,
the ADF4158 must hop every 2 ms/200 = 10 s.
Rearrange Equation 10 to set the timer value (and fix CLK2 to 1):
CLK1 = Timer × fPFD/CLK2 = 10 s × 25 MHz /1 = 250
To summarize the settings: DEV = 20,972, number of steps = 200,
CLK1 = 250 (12-bit CLK1 divider in R2), CLK2 = 1 (R4-CLK DIV
set as RAMP DIV). Using these settings, program the ADF4158
to a center frequency of 5800 MHz, and enable the sawtooth ramp
to produce the required waveform. If a triangular ramp was
used with the same settings, the ADF4158 would sweep from
5800 MHz to 5850 MHz and back down again. The entire sweep
would take 4 ms.
Activating the Ramp
After setting all of the previous parameters, the ramp must be
activated. It is achieved by choosing the desired type of ramp
(DB[11:10] in Register R3) and starting the ramp (DB31 = 1 in
Register R0).
Ramp Programming Sequence
Set parameters as described in the FMCW Radar Ramp Settings
Worked Example section and activate the ramp as described in
the Activating the Ramp section in the following register write
order.
1. Delay register (R7)
2. Step register (R6)
3. Deviation register (R5)
4. Test register (R4)
5. Function register (R3)
6. R-divider register (R2)
7. LSB FRAC register (R1)
8. FRAC/INT register (R0)
OTHER WAVEFORMS
Two Ramp Rates
This feature allows for two ramps with different step and deviation
settings. It also allows the ramp rate to be reprogrammed while
another ramp is running.
Example
If, for example
PLL is locked to 5790 MHz and fPFD = 25MHz.
Ramp 1 jumps 100 steps, each of which lasts 10 s and has
a frequency deviation of 100 kHz.
Ramp 2 jumps 80 steps, each of which lasts 10 s and has a
frequency deviation of 125 kHz.
Then,
1. DB24 in Register R5 should be set to 1, which activates
Ramp 2 rates mode.
2. Program Ramp 1 and Ramp 2 as follows to get two ramp rates:
Ramp 1: Register R5 DB[18:3] = 16,777, DB[22:19] = 3
with DB23 = 0; Register R6 DB[22:3] = 100, DB23 = 0.
Ramp 2: Register R5 DB[18:3] = 20,972, DB[22:19] = 3
with DB23 = 1; Register R6 DB[22:3] = 80, DB23 = 1.
The resulting ramp with two various rates is shown in Figure 36.
Eventually, the ramp must be activated as described in
Activating the Ramp section.
F
RE
Q
UE
NCY
TIME
SWEEP RATE SET BY OTHER REGISTER
SWEEP RATE SET BY ONE REGISTER
08728-
024
Figure 36. Dual Sweep Rate
Ramp Mode with FSK Signal on Ramp
In traditional approaches a FMCW radars used either linear
frequency modulation (LFM) or FSK modulation. These
modulations used separately introduce ambiguity between
measured distance and velocity, especially in multitarget
situations. To overcome this issue and enable unambiguous
(range velocity) multitarget detection, use a ramp with
FSK on it.
Example
If, for example
PLL is locked to 5790 MHz. fPFD = 25MHz
There are 100 steps each of which lasts 10 s and has a
deviation of 100 kHz.
The FSK signal is 25 kHz.
Then,
1. Program the ramp as described in the FMCW Radar Ramp
Settings Worked Example section. While doing that DB23
in Register R5 and DB23 in Register R6 should be set to 0.
2. Set the bits in Register R5 as follows to program FSK on ramp
to 25 kHz: DB[18:3] = 4194 (deviation word), DB[22:19] = 3
(deviation offset), DB23 = 1 (deviation select for FSK on
ramp), and DB25 = 1 (ramp with FSK enabled).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RNF-100-1/8-BK-STK | HEATSHRINK RNF-100 1/8"X4' BLK |
| M3CCA-1418R | IDC CABLE - MKC14A/MC14M/MKC14A |
| M3AAA-1418R | IDC CABLE - MSC14A/MC14M/MSC14A |
| H1AXH-3036G | IDC CABLE - HSC30H/AE30G/X |
| A3AAH-1036G | IDC CABLE - ASC10H/AE10G/ASC10H |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4193EBZ1 | 功能描述:BOARD EVALUATION EB1 FOR ADF4193 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF4193EBZ2 | 功能描述:BOARD EVALUATION EB2 FOR ADF4193 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF4206-7EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR DUAL RF PLL FREQUENCY SYNTHESIZERS 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk |
| EVAL-ADF4208EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For Dual RF PLL Frequency Synthesizers 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk |
| EVAL-ADF4212EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。