- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16855 > EVAL-ADF4158EB1Z (Analog Devices Inc)BOARD EVALUATION FOR ADF4158 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADF4158EB1Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADF4158 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4158 |
| 主要屬性： | 單路分?jǐn)?shù)-N PLL |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Data Sheet
ADF4158
Rev. G | Page 27 of 36
Waveform Deviations and Timing
Figure 35 shows a version of a burst or ramp. The key parameters
that define a burst or ramp are
Frequency deviation
Timeout interval
Number of steps
TIMER
fDEV
F
RE
Q
UE
NCY
TIME
08
72
8-
0
23
Figure 35. Waveform Timing
Frequency Deviation
The frequency deviation for each frequency hop is set by
fDEV = (fPFD/225) × (DEV × 2DEV_OFFSET)
(9)
where:
fPFD is the PFD frequency.
DEV is a 16-bit word.
DEV_OFFSET is a 4-bit word.
Timeout Interval
The time between each frequency hop is set by
Timer = CLK1 × CLK2 × (1/fPFD)
(10)
where:
CLK1 and CLK2 are 12-bit clock values (12-bit CLK1 divider in
R2, 12-bit clock divider in R4—CLK DIV set as RAMP DIV).
fPFD is the PFD frequency.
Number of Steps
A 20-bit step value defines the number of frequency hops that
take place. The INT value cannot be incremented by more than
28 = 256 from its starting value.
Single Ramp Burst
The most basic waveform is the single ramp burst. All other
waveforms are slight variations on this.
In the single ramp burst, the ADF4158 is locked to the fre-
quency defined in the FRAC/INT register. When the ramp
mode is enabled, the ADF4158 increments the N-divide value
by DEV × 2DEV_OFSET, causing a frequency shift, fDEV, on each
timer interval. This happens until the set number of steps has
taken place. The ADF4158 then retains the final N-divide value.
Single Sawtooth Burst
In the single sawtooth burst, the N-divide value is reset to its
initial value on the next timeout interval after the number of
steps has taken place. The ADF4158 retains this N-divide value.
Sawtooth Ramp
The sawtooth ramp is a repeated version of the single sawtooth
burst. The waveform repeats until the ramp is disabled.
Triangular Ramp
The triangular ramp is similar to the single ramp burst. However,
when the steps have been completed, the ADF4158 begins to
decrement the N-divide value by DEV × 2DEV_OFFSET on each
timeout interval. When the number of steps has again been
completed, it reverts to incrementing the N-divide value.
Repeating this creates a triangular waveform. The waveform
repeats until the ramp is disabled.
FMCW Radar Ramp Settings Worked Example
Take as an example, an FMCW radar system requiring the RF
LO to sawtooth ramp over a 50 MHz range every 2 ms. The
PFD frequency is 25 MHz, and the RF output range is 5800 MHz
to 5850 MHz.
The frequency deviation for each hop in the ramp is set to
~250 kHz.
The frequency resolution of ADF4158 is calculated as follows:
fRES = fPFD/225
(11)
Numerically:
fRES = 25 MHz/225 = 0.745 Hz
The DEV_OFFSET is calculated after rearranging Equation 9:
DEV_OFFSET = log2(fDEV/(fRES × DEVMAX))
(12)
Expressed in log10(x), Equation 10 can be transformed into the
following equation:
DEV_OFFSET = log10(fDEV/(fRES × DEVMAX))/log10(2)
(13)
where:
DEV_OFFSET = a 4-bit word.
fDEV = frequency deviation.
DEVMAX (Maximum of the Deviation Word) = 215
Using Equation 13, DEV_OFFSET is calculated as follows
DEV_OFFSET = log10(250 kHz/(0.745 Hz × 215))/log10(2) = 3.356
After rounding, DEV_OFFSET = 4.
From DEV_OFFSET, the resolution of frequency deviation can
be calculated as follows
fDEV_RES = fRES × 2DEV_OFFSET
(14)
fDEV_RES = 0.745 Hz × 24 = 11.92 Hz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RNF-100-1/8-BK-STK | HEATSHRINK RNF-100 1/8"X4' BLK |
| M3CCA-1418R | IDC CABLE - MKC14A/MC14M/MKC14A |
| M3AAA-1418R | IDC CABLE - MSC14A/MC14M/MSC14A |
| H1AXH-3036G | IDC CABLE - HSC30H/AE30G/X |
| A3AAH-1036G | IDC CABLE - ASC10H/AE10G/ASC10H |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4193EBZ1 | 功能描述:BOARD EVALUATION EB1 FOR ADF4193 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF4193EBZ2 | 功能描述:BOARD EVALUATION EB2 FOR ADF4193 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF4206-7EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR DUAL RF PLL FREQUENCY SYNTHESIZERS 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk |
| EVAL-ADF4208EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For Dual RF PLL Frequency Synthesizers 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk |
| EVAL-ADF4212EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。