參數(shù)資料
型號(hào)： GS8182T08GBD-167IT
廠商： GSI TECHNOLOGY
元件分類(lèi)： SRAM
英文描述： 2M X 8 DDR SRAM, 0.5 ns, PBGA165
封裝： 13 X 15 MM, ROHS COMPLIANT, FPBGA-165
文件頁(yè)數(shù)： 19/37頁(yè)
文件大?。?/td> 340K
代理商： GS8182T08GBD-167IT
Preliminary
GS8182T08/09/18/36BD-333/300/267/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00a 6/2007
26/37
2007, GSI Technology
JTAG Port Operation
Overview
The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan
interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with VDD. The JTAG output
drivers are powered by VDDQ.
Disabling the JTAG Port
It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless
clocked. TCK, TDI, and TMS are designed with internal pull-up circuits.To assure normal operation of the RAM with the JTAG
Port unused, TCK, TDI, and TMS may be left floating or tied to either VDD or VSS. TDO should be left unconnected.
JTAG Port Registers
Overview
The various JTAG registers, refered to as Test Access Port orTAP Registers, are selected (one at a time) via the sequences of 1s
and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the
rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the
TDI and TDO pins.
Instruction Register
The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or
the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the
TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the
controller is placed in Test-Logic-Reset state.
Bypass Register
The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through
the RAM’s JTAG Port to another device in the scan chain with as little delay as possible.
JTAG Pin Descriptions
Pin
Pin Name
I/O
Description
TCK
Test Clock
In
Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate
from the falling edge of TCK.
TMS
Test Mode Select
In
The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP
controller state machine. An undriven TMS input will produce the same result as a logic one input
level.
TDI
Test Data In
In
The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers
placed between TDI and TDO. The register placed between TDI and TDO is determined by the
state of the TAP Controller state machine and the instruction that is currently loaded in the TAP
Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce
the same result as a logic one input level.
TDO
Test Data Out
Out
Output that is active depending on the state of the TAP state machine. Output changes in
response to the falling edge of TCK. This is the output side of the serial registers placed between
TDI and TDO.
Note:
This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is
held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.
相關(guān)PDF資料
PDF描述
GS82032AT-4I 64K X 32 CACHE SRAM, 10 ns, PQFP100
GS8342S36AE-200S 1M X 36 DDR SRAM, 0.45 ns, PBGA165
GS880Z18CT-250IVT 512K X 18 ZBT SRAM, QFP100
GSIB6A20 2.8 A, 200 V, SILICON, BRIDGE RECTIFIER DIODE
GT25C32-2UDLI-TR 4K X 8 SPI BUS SERIAL EEPROM, DSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8182T09BD-375 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 18MBIT 2M X 9 0.45NS 165FPBGA - Trays
GS8182T09BD-400 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 18MBIT 2M X 9 0.45NS 165FPBGA - Trays
GS8182T18BD-167 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 18MBIT 1MX18 0.5NS 165FPBGA - Trays
GS8182T18BGD-250I 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 18MBIT 1MX18 0.45NS 165FPBGA - Trays
GS8182T19BD-435 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 18MBIT 1MX18 0.45NS 165FPBGA - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*