參數(shù)資料
型號(hào)： GT-48207
廠商： Galileo Technology Services, LLC
英文描述： Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器)
中文描述： 先進(jìn)的交換式以太網(wǎng)控制器的10 10/100 BaseX（高級(jí)交換式10 10/100 BaseX以太網(wǎng)控制器）
文件頁數(shù)： 64/135頁
文件大?。?/td> 1619K
代理商： GT-48207
GT-482xx Switched Ethernet Controllers for 10+10/100 BaseX
GALI
LEO
TECHNOLOGY
CONFI
D
ENTI
AL
--
DO
NOT
REPRODUCE
34
Revision 1.2
the second word (Valid bit) is automatically cleared when the CPU reads the register. If this bit is not
cleared when the GT-482xx attempts to write, the next descriptor is reloaded when the valid bit is reset.
An interrupt is asserted (if not masked) when a new descriptor is successfully written.
CPU_EL_Free_Req register. This 32-bit register is written by the CPU to signal to the GT-482xx that the
buffer can be cleared in the SDRAM (typically this is done after the CPU has read the packet from the
GT-482xx memory). The GT-482xx clears the busy bit in this register when it is ready to receive another
command. The CPU reads this register before writing to it to check that it is clear.
The sequence for forwarding a Unicast packet to the CPU is as follows:
1.
The incoming packet is fed to the Receive FIFO and transferred to an empty block in the DRAM.
2.
In parallel, an address recognition cycle is performed for the SA and the DA (Unicast or Multicast).
3.
At the end of a good packet transfer, the packet is forwarded to the CPU Tx queue. The packet is for-
warded by writing the following information to the Tx-descriptor pointed to by the queue Producer: type
(packet/NA), source port#, byte count, buffer address. In addition the relevant bits are set: Multicast, Uni-
cast, Broadcast, Intervention, Unknown, New_Address, EASE. In the case of Multicast/Broadcast pack-
ets, the GT-482xx sets the Multicast Indicator bits in the SDRAM.
4.
The CPU Tx High/Low Queue Producer index is incremented. When the Write pointer is not equal to the
Read pointer, the GT-482xx checks if the CPU_Tx_High/Low_Desc register can be loaded, if it can be
loaded, the descriptor pointed by the Read pointer is loaded into the CPU_Tx_High/Low_Desc register
and the Read pointers incremented. The CPU is then interrupted.
5.
The CPU reads the CPU_Tx_High/Low_Desc register. The CPU can read/write to the packet buffer
directly. When completed the CPU writes an End_Of_Packet message to the CPU_EL_Free_Req regis-
ter.
6.
After getting the End_Of_Packet message, the GT-482xx clears the Multicast indicator bit of the CPU (if
it was Multicast) and if cleared - resets the appropriate bit in the empty list and decrements the
rx_block_counter of the source port.
7.
Instead of stages (5) and (6) above, the CPU can enqueue the packet for transmission (without copying
to another buffer, but after modifying it). This mechanism applies only to Unicast packets, or to Multicast-
packets that were forwarded only to the CPU. This may be useful when the CPU wants to do intervention
on traffic and redirect it (after optionally modifying the packet contents), without copying the entire packet
to its memory. The Source port number written to the CPU Enqueue register should be the original
source port number and not the CPU (port number 0xE).
7.4
Forwarding a Packet from the CPU to the GT-482xx
This interface is used to transmit packets from the CPU to the Ethernet ports. The CPU requests the next empty
buffer, writes to the DRAM directly, and then requests queueing of a single packet to a port Tx queue (equivalent
to End_Of_Packet message in the GalNet Architecture Family).
CPU packet transmission is performed with a simple register interface that allows handling one packet enqueue at
a time. Getting empty buffer addresses and enqueueing packets are two independent mechanisms - for example:
the CPU can re-enqueue packets that it received from the GT-482xx for transmission back to port(s) using the
same buffer (without getting an empty buffer). Also the CPU can “take” several empty-buffers (one at a time) write
to them directly, and enqueue them in arbitrary order.
The following registers are used for this process:
CPU_empty_buffer register. This register is loaded by the GT-482xx with the next EL address. The reg-
ister is 32-bits and holds EL address and valid bit. Reading from it signals the GT-482xx that the CPU
owns the buffer (resets valid bit). A new EL request will be issued automatically to the EL block (same
format as before), unless CPU_block_counter register reached the allowed maximum. It is the CPU’s
responsibility to release the buffer (the GT-482xx does not record which buffers are owned by the CPU) -
this is done when the CPU requests enqueueing packet for transmission.
Enqueue_From_CPU register. This 64-bit register is used by the CPU to request enqueueing a packet
to be transmitted over the GT-482xx ports. The CPU writes the End_Of_Packet message here (in the for-
相關(guān)PDF資料
PDF描述
GT-48208 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-48212 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-64010A System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器)
GT-64012 Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000處理器的二級(jí)高速緩存控制器)
GT-64111 System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系統(tǒng)控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT48212-A6-PBB1C000 制造商:Marvell 功能描述:
GT48212-A6-PBB-C000 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays
GT48300-A1-BBE1C083 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083
GT48300-A1-BBE-C000 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000
GT48300-A1-BBE-C08 制造商:Marvell 功能描述:MVLGT48300-A1-BBE-C083 4 PORT 83MHZ G.LI
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*