- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67672 > GT-48207 (Galileo Technology Services, LLC) Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) PDF資料下載
參數(shù)資料
| 型號： | GT-48207 |
| 廠商： | Galileo Technology Services, LLC |
| 英文描述： | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) |
| 中文描述： | 先進的交換式以太網(wǎng)控制器的10 10/100 BaseX（高級交換式10 10/100 BaseX以太網(wǎng)控制器） |
| 文件頁數(shù)： | 65/135頁 |
| 文件大?。?/td> | 1619K |
| 代理商： | GT-48207 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
GT-482xx Switched Ethernet Controllers for 10+10/100 BaseX
GALI
L
E
O
TECHNOLOGY
CONFI
D
ENTI
AL
--
DO
NOT
REPRODUCE
Revision 1.2
35
mat that the Descriptor_Control block is expecting). The register holds the information needed to
enqueue the packet (as the CPU has already wrote the buffer contents) and a busy-bit in the second
word (bit 31). The busy-bit is set by the GT-482xx whenever the CPU writes to the register and reset by
the GT-482xx when it is ready to receive a new enqueue request.
The CPU is allowed to send a packet to a disabled port. The Tx watchdog timer will eventually remove the packet
from the Tx queue and release its buffer.
The recommended structure of an interrupt service routine that handles packets that are forwarded to the CPU is
as follows:
1.
Mask the interrupt for new packets by writing to the Interrupt Mask register the appropriate value.
2.
Clear the interrupt cause bit.
3.
Read CPU_Tx_Desc1
4.
Read CPU_Tx_Desc2
5.
Read the interrupt_cause register, and see if there is a new packet. If yes then repeat steps (1)-(4), oth-
erwise enable interrupt receiving by clearing the mask register and exit the ISR.
7.5
Intervention Mode
Intervention Mode permits software or hardware intervention in the packet routing decision mechanisms. A packet
that is determined to require “intervention” will be enqueued only to the CPU (overriding the DA port#, forw<14:0>
fields and VL decisions). This is supported for Multicast and for Unicast packets and is performed when the CPU
has set the SA <Is> or the DA <Id> intervention fields in the Address Table.
7.6
IGMP Packet Support
When Global_Control[IGMP_En]=1, the GT-482xx traps IGMP packets that are received on any of its ports using
IPv4 and partial IPv6 over Ethernet V2 or 802.3 SNAP encoded (LLC is AA-AA-03-00-00-00) and passes them to
the CPU. See Appendix A on page135 for an illustration of the Ethernet packet formats. The CPU can then pro-
gram the GT-482xx to efficiently switch/filter IP Multicast traffic. The CPU can send the GT-482xx a New_Address
message containing a Multicast-MAC entry that will include the correct forwarding mask for this Multicast address.
The GT-482xx performs the following algorithm on each of its 14 ports when forwarding IGMP packets:
If ((Global_control<Igmp_en>==1) AND (DA is Multicast or Broadcast) AND (Source is NOT CPU) AND
(Packet is IGMP)
THEN forward packet ONLY TO CPU, on high priority queue.
Packet can be identified as IGMP by the following algorithm:
(Format is Ethernet or SNAP) AND
(Ethertype is IP (0x0800)) AND (
(IP version == 4 AND Protocol ==IGMP (0x02)) OR
(IP version == 6 AND Payload type == IGMP (0x02)
)
7.7
CRC Generation
The GT-482xx includes a CRC generator for packets transmitted by the CPU. The CRC generator enhances sys-
tem performance by implementing the CPU intensive packet FCS calculation in hardware. The CRC generation is
not required for packets transferred between ports or devices, since the CRC is already appended to these pack-
ets.
CRC generation for CPU generated packets is enabled through the EnCRC bit in the Global Control register. In
addition, the CPU must set the GenCRC bit in the EnQueue1 register.
相關PDF資料 |
PDF描述 |
|---|---|
| GT-48208 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) |
| GT-48212 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) |
| GT-64010A | System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器) |
| GT-64012 | Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000處理器的二級高速緩存控制器) |
| GT-64111 | System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系統(tǒng)控制器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GT48212-A6-PBB1C000 | 制造商:Marvell 功能描述: |
| GT48212-A6-PBB-C000 | 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays |
| GT48300-A1-BBE1C083 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083 |
| GT48300-A1-BBE-C000 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000 |
| GT48300-A1-BBE-C08 | 制造商:Marvell 功能描述:MVLGT48300-A1-BBE-C083 4 PORT 83MHZ G.LI |
發(fā)布緊急采購，3分鐘左右您將得到回復。