- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67672 > GT-48207 (Galileo Technology Services, LLC) Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) PDF資料下載
參數(shù)資料
| 型號： | GT-48207 |
| 廠商： | Galileo Technology Services, LLC |
| 英文描述： | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) |
| 中文描述： | 先進的交換式以太網(wǎng)控制器的10 10/100 BaseX（高級交換式10 10/100 BaseX以太網(wǎng)控制器） |
| 文件頁數(shù)： | 68/135頁 |
| 文件大?。?/td> | 1619K |
| 代理商： | GT-48207 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
GT-482xx Switched Ethernet Controllers for 10+10/100 BaseX
GALI
LEO
TECHNOLOGY
CONFI
D
ENTI
AL
--
DO
NOT
REPRODUCE
38
Revision 1.2
8.3.2
Enabled Auto-Negotiation
When DData[27:26] are HIGH at reset, Auto-Negotiation is enabled for each port. The GT-482xx decodes the
duplex mode for each port from the values of the Auto-Negotiation Advertisement register and the Auto-Negotia-
tion Link Partner Ability registers at the end of the Auto-Negotiation process. Once the duplex mode is resolved,
the GT-482xx updates the Port Control registers with that duplex mode. The GT-482xx continuously performs the
following operations for each port (PHY addresses 1 and 2 alternately), implemented as READ commands issued
via the MDC/MDIO interface:
1.
Reads the PHY Auto-Negotiation Complete status. When PHY bit 1.5 (Register 1, bit 5) is '0' switches to
half-duplex mode and continues to read PHY register bit 1.5. When PHY bit 1.5 is '1', signaling Auto-
Negotiation is complete and step two is performed.
Notes:
Steps 2 through 6 are performed once every time the PHY bit 1.5 transitions from '0' to '1'. Once PHY bit
1.5 remains '1' and PHY registers 4 and 5 are read, the GT-482xx continues to read PHY register 1, and
monitors PHY bit 1.5. Steps 2 to 6 are performed once, if after Rst* de-assertion, the PHY bit 1.5 is read
as '1', to update the GT-482xx duplex mode.
PHY bit 1.2 (Link Status) is read and latched during this register read operation, regardless of the Auto-
Negotiation status.
2.
Reads the Auto-Negotiation Advertisement register, PHY Register 4 and continues to step 3.
3.
Reads the Auto-Negotiation Link Partner Ability register, PHY Register 5 and continues to step 4.
4.
Resolves the highest common ability of the two link partners as follows (according to the 802.3u Priority
Resolution clause 28B.3):
if (bit 4.8 AND bit 5.8) == '1' then ability is 100BASE-TX full duplex
else if (bit 4.9 AND bit 5.9) == '1' then ability is 100BASE-T4 half duplex
else if (bit 4.7 AND bit 5.7) == '1' then ability is 100BASE-TX half duplex
else if (bit 4.6 AND bit 5.6) == '1' then ability is 10BASE-T full duplex
else ability is 10BASE-T half duplex;
Continues to step 5.
5.
Resolves the duplex mode of the two link partners as follows:
if ((ability == "100BASE-TX full duplex") or (ability == "10BASE-T full duplex")) then
duplex mode = FULL DUPLEX
else duplex mode = HALF DUPLEX;
Note: The value of the duplex mode indication changes only after reading both PHY registers 4 and 5.
Continues to step 6.
6.
Updates the Port Control register by writing the correct duplex mode bit.
8.4
Backoff Algorithm Options
The GT-482xx implements the truncated exponential backoff algorithm defined by the 802.3 standard. Aggres-
siveness of the backoff algorithm used by all of the ports is controlled by the Limit4 pin or bit in the Global control
register. Limit4 controls the number of consecutive packet collisions that occur before the collision counter is reset.
When Limit4 is LOW, the GT-482xx resets the collision counter after 16 consecutive retransmit trials, restarts the
backoff algorithm, and continues to try to retransmit the frame. The retransmission is performed from the data
stored in the DRAM. In the case of a successful transmission, the GT-482xx is ready to transmit any other frames
queued in its transmit FIFO within the minimum IPG of the link.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GT-48208 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) |
| GT-48212 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) |
| GT-64010A | System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器) |
| GT-64012 | Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000處理器的二級高速緩存控制器) |
| GT-64111 | System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系統(tǒng)控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GT48212-A6-PBB1C000 | 制造商:Marvell 功能描述: |
| GT48212-A6-PBB-C000 | 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays |
| GT48300-A1-BBE1C083 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083 |
| GT48300-A1-BBE-C000 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000 |
| GT48300-A1-BBE-C08 | 制造商:Marvell 功能描述:MVLGT48300-A1-BBE-C083 4 PORT 83MHZ G.LI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。