- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1923 > HSP43216JC-52Z (Intersil)IC HALFBAND FILTER 84-PLCC PDF資料下載
參數(shù)資料
| 型號： | HSP43216JC-52Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 20/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC HALFBAND FILTER 84-PLCC |
| 標(biāo)準(zhǔn)包裝： | 15 |
| 濾波器類型： | 半帶 |
| 濾波器數(shù)： | 4 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 84-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 84-PLCC（29.21x29.21） |
| 包裝： | 管件 |
9
FN3365.10
October 6, 2008
If internal multiplexing is selected (INT/EXT = 1), the input data
stream is decomposed into even and odd samples internally by
the processing elements operating at one half of the input CLK
(see elements marked by “” in Figure 7A). In this mode, the
Data Flow Controller routes data samples input through AIN0-
15 to upper and lower processing legs with a one sample
relative delay. Since a new data sample is clocked into either of
the processing legs at CLK/2, each leg processes a data
stream comprised of every other input sample, and the one
sample relative delay of each leg’s input forces the even
samples to be clocked into one leg while the odd samples are
clocked into the other. The user may choose which sample gets
routed to the upper (even) processing leg by asserting SYNC.
Specifically, a sample input on the CLK following the assertion
of SYNC will be routed to the upper processing leg as shown in
Figure 8. With internal multiplexing, the minimum pipeline delay
on the upper processing leg is 14 CLK’s and the pipeline delay
on the bottom leg is 47 CLK’s. The filtered and decimated data
stream is held on AOUT0-15 for 2 CLK’s.
If external multiplexing is selected (INT/EXT = 0), a
demultiplex function is required off chip to break the input
data into even and odd sample streams for input through
AIN0-15 and BIN0-15. In this mode, the Data Flow Controller
routes the even and odd sample streams directly to the
following processing elements which are all running at the
input CLK rate. This allows the device to perform decimate
by two filtering on signals sampled at up to twice the
maximum CLK rate of the device (104 MSPS). With external
multiplexing, the minimum pipeline delay through the upper
processing leg is 9 CLK’s and the pipeline delay through the
lower processing leg is 26 CLK’s as shown in Figure 7B. In
this mode, SYNC has no effect on part operation.
NOTE: For proper operation, the samples demultiplexed
to the AIN0-15 input must precede those input to the
BIN0-15 input in sample order. For example, given a data
sequence x0, x1, x2 and x3, the demultiplex function would
route x0 and x2 to AIN0-15 and x1 and x3 to BIN0-15.
Interpolate By 2 Filter Mode (Mode1-0 = 01)
As with the Decimate by Two mode the concept of operation
for the Interpolate by Two Filter mode is more easily
understood by comparing a 7 tap transversal filter
implementation to the equivalent polyphase implementation.
The transversal implementation is shown in Figure 9.
By inspecting filter outputs in Figure 9, it is seen that the
even indexed outputs are the result of the sum-of-products
for the odd coefficients, and the odd indexed outputs are the
result of the sum-of-products for the even coefficients. This
computational partitioning is evident in the polyphase
implementation shown in Figure 10.
FIGURE 7A. DATA FLOW DIAGRAM FOR DECIMATE BY 2 FILTER MODE (INT/EXT = 1)
FIGURE 7B. DATA FLOW DIAGRAM FOR DECIMATE BY 2 FILTER MODE (INT/EXT = 0)
EVEN TAP
FILTER
ODD TAP
FILTER
GROUP DELAY 19
AIN0-15
AOUT0-15
OEA
R
E
G
R
E
G
R
E
G
R
E
G
R
E
G
R
E
G
R
N
D
F
M
T
R
E
G
R
E
G
R
E
G
R
E
G
1
Clocked at CLK/2
GROUP DELAY 19
+
PIPELINE DELAY 2-35
PIPELINE DELAY 19
EVEN TAP
FILTER
AIN0-15
AOUT0-15
R
E
G
R
E
G
R
E
G
R
N
D
F
M
T
R
E
G
R
E
G
R
E
G
E
G
1
R
E
G
R
E
G
R
E
G
R
E
G
R
E
G
1
ODD TAP
FILTER
OEA
1
BIN0-15
+
GROUP DELAY 19
PIPELINE DELAY 2-35
GROUP DELAY 19
PIPELINE DELAY 19
R
012
CLK
SYNC
INPUTS DESIGNATED AS EVEN ARE PROCESSED ON THE UPPER
LEG, INPUTS DESIGNATED AS ODD ARE PROCESSED ON THE
LOWER LEG.
AIN0-15
FIGURE 8. DATA SYNCHRONIZATION WITH PROCESSING
LEGS (INT/EXT = 1)
EVEN
ODD
EVEN
HSP43216
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP43220JC-33Z | IC DECIMATING DGTL FILTER 84PLCC |
| IA188EM-PTQ100I-R-03 | IC MCU 8/16BIT 40MHZ 100TQFP |
| IA188ES-PTQ100I-R-03 | IC MCU 8/16BIT 40MHZ 100TQFP |
| IA6805E2PLC44IR0 | IC MCU 8BIT 5MHZ 44PLCC |
| IA82050-PDW28I-R-01 | IC ASYNCHRONOUS SERIAL CTRL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP43216JI-52 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP43216VC-52 | 功能描述:有源濾波器 HALFBAND FILTER 100 PIN PQFP,COMM RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube |
| HSP43216VC-52Z | 功能描述:有源濾波器 W/ANNEAL HALFB & FILER 100 PIN PQFP RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube |
| HSP43220 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Decimating Digital Filter |
| HSP43220/883 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Decimating Digital Filter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。