- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370740 > HY5PS12823F 64Mx8|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M PDF資料下載
參數(shù)資料
| 型號(hào)： | HY5PS12823F |
| 英文描述： | 64Mx8|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
| 中文描述： | 64Mx8 | 1.8 | 8K的| D43/D44/D54/D55 |的DDR II內(nèi)存- 512M |
| 文件頁(yè)數(shù)： | 26/66頁(yè) |
| 文件大?。?/td> | 862K |
| 代理商： | HY5PS12823F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
Rev. 0.52/Nov. 02 26
HY5PS12423(L)F
HY5PS12823(L)F
HY5PS121623(L)F
CAS LATENCY
The CAS latency, is the delay, in clock cycles, between the registration of a Read command and the availability of the
first burst of output data. The latency can be programmed 3, 4 or 5 clocks. If a Read command is registered at clock
edge n, and the latency is m clocks, the data is available nominally coincident with clock edge n + m. Reserved states
should not be used as unknown operation or incompatibility with future versions may result.
DLL RESET
A DLL reset is inititated by issuing a Mode Register Set command with bit A8 set to one during initialization sequence.
A DLL reset command must be issued to ensure proper device operation. It should be followed by a Mode Register Set
command. Fot the stablization of DLL and proper device operation, minimum 200 clock cycles are required between
DLL reset and any read command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY5PS12823LF | 64Mx8|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
| HY5P | Current Transducers HY 5 to 25-P/SP1 |
| HY5R256HC | -|2.5V|8K|40|Direct RDRAM - 256M |
| HY5R288HC | -|2.5V|8K|40|Direct RDRAM - 288M |
| HY5V16CF | 1Mx16|3.3V|4K|H|SDR SDRAM - 16M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY5PS12823LF | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:64Mx8|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
| HY5PS1G1631AFP | 制造商:HYNIX 制造商全稱(chēng):Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
| HY5PS1G1631AFP-Y5 | 制造商:HYNIX 制造商全稱(chēng):Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
| HY5PS1G1631ALFP | 制造商:HYNIX 制造商全稱(chēng):Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
| HY5PS1G1631ALFP-Y5 | 制造商:HYNIX 制造商全稱(chēng):Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。