- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67685 > ICS1890Y-14 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | ICS1890Y-14 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封裝： | TQFP-64 |
| 文件頁數(shù)： | 26/66頁 |
| 文件大?。?/td> | 1749K |
| 代理商： | ICS1890Y-14 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
32
ICS1890
10Base-T Operations Register (register 18 [0x12])
10Base-T Operations Register (register 18)
This register contains all of the extra status and control bits
required for 10Base-T operation.
Bits Reserved for ICS use (15, 13, 6)
These bits are reserved for ICS use. These bits should only be
written as logic zero. Writing a logic one to these bits may
prevent the device from operating correctly. The value of
these bits is unspecified and may be a logic zero or one.
Polarity Reversed (bit 14)
This bit is set to a logic one if the polarity of the receive data
pair is reversed. This bit will be a logic zero if the polarity is
correct.
Jabber Inhibit (bit 5)
Setting this bit to a logic one turns off the internal check for
transmit jabber. When the jabber check is disabled, no action
occurs when transmissions are longer than the jabber timer
value. When this bit is set to a logic zero normal 10Base-T
jabber checking is enabled.
Bit Reserved for ICS use (bit 4)
This bit must be written to a 1. The read value of this bit is
undefined.
Auto Polarity Inhibit (bit 3)
When this bit is set to a logic one, correction for reversed
receive data wires is disabled. When this bit is set to a logic
Zero, reversed receive data wires are automatically corrected
for internally.
Bit
Definition
When bit=0
When bit=1
Access
Default
Hex
15
Reserved for ICS
Read unspecified
must be wirtten as a 0
RW /0
0
14
Polarity Reversed
polarity normal
polarity reserved
RO
/LH
0
13
Reserved for ICS
Read unspecified
RW /0
-
12
Reserved for ICS
Read unspecified
RW /0
-
11
Reserved for ICS
Read unspecified
RW /0
-
10
Reserved for ICS
Read unspecified
RW /0
-
9
Reserved for ICS
Read unspecified
RW /0
-
8
Reserved for ICS
Read unspecified
RW /0
-
7
Reserved for ICS
Read unspecified
RW /0
-
6
Reserved for ICS
Read unspecified
RW /0
-
5
Jabber Inhibit
normal jabber behavior
no jabber check
RW
0
4
Reserved for ICS
Read unspecified
must be written as a 1
RW /1
1
3
Auto Polarity Inhibit
polarity automatically corrected
polarity not corrected
RW
0
2
SQE Test Inhibit
normal SQE test behavior
no SQE test
RW
0
1
Link Loss Inhibit
normal Link Loss behavior
link always = Link Pass
RW
0
Squelch Inhibit
normal Squelch
no Squelch
RW
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS2059GI-02 | 27 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS2304NZGI-1T | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS2304NZG-1LF | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS252MI-XXLF | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS252MI-XX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1890Y-4 | 制造商:ICS 功能描述:1890Y-4 |
| ICS1891 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
| ICS1891Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
| ICS1892 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。