- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67685 > ICS1890Y-14 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | ICS1890Y-14 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 100M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封裝： | TQFP-64 |
| 文件頁數(shù)： | 8/66頁 |
| 文件大小： | 1749K |
| 代理商： | ICS1890Y-14 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
16
ICS1890
Carrier Detector
In half duplex mode carrier is asserted during transmission or
reception of data. In full duplex or repeater mode, carrier is
asserted only on reception of data.
Collision Detector
Collision occurs whenever there is simultaneous transmit
and receive activity when a half duplex link is established.
Collision never occurs in full duplex mode.
Jabber
The Jabber function prevents the transmitter from erroneously
transmitting for too long a period. The maximum time the
device should transmit continuously is the time it takes to
send a maximum length packet (1500 bytes). The Jabber
function ensures that transmission lasts no longer than 20-
150ms. The typical value for the ICS1890 is 21ms.
When the jabber timer is exceeded, Collision (COL) is
asserted and the transmit output goes idle for 0.5 ±0.25s.
This function can be disabled with the Jabber Inhibit register
bit (18:5).
SQETest
This test is only used in Half Duplex DTE applications and is
disabled in repeater and Full Duplex mode. This test can also
be disabled with the SQE Test Inhibit register bit (18:2).
When enabled and a link is established, 0.6 to 1.6us after the
last positive transition of a transmitted packet, COL will be
asserted for 10 ±5 bit times.
Manchester Encoder/Decoder
When the ICS1890 is operating in the 10Base-T mode,
Manchester coding is used. When transmitting nibbles from
the MII are converted to a serial bit stream and then Manchester
en-coded. When receiving, the Manchester encoded bit stream
is decoded and converted to nibbles for presentation to the
MH.
Clock Synthesis
A 2.5MHz clock is synthesized for nibble wide transactions.
A 10MHz clock is synthesized for serial transactions.
Clock Recovery
The PLL synchronizes on the MAC fram preamble and then
begins recovering data normally.
Squelch
The squelch function qualifies the data coming into the device
so that spurious noise events are rejected.
Auto Polarity Correction
By examining the polarity of received Link Pulses theICS1890
can determine if the two wires in the receive data pair were
wired correctly. If the wires were accidentally reversed during
installation, the Auto Polarity Correction function can
automatically correct this in the ICS1890. If the ICS1890
corrects the polarity, this is reflected in the 10Base-TOperations
register. This function can also be disabled through the same
register, if desired.
Line Transmitter
The line transmitter logic of the ICS1890 is a current-driven
differential driver which can be programmed for either two-
level(10Base-T,Manchester)orthree-level(100Base-TX,MLT-
3) transmission. Wavespaping is applied to control the output
edge late and eliminate the need for expensive external filters.
The transmitter interfaces directly to an inexpensive isolation
transformer (magnetics).
Line Receiver
The line receiver circuit accepts either a differential two-level
(10Base-T, Manchester) or three-level (100Base-TX, MLT-3)
signal which first passes through an isolation transformer. If
the polarity correct bit in the Configuration Register is asserted,
the ICS1890 will sense the polarity of the receive pair and, if
necessary, switch polarity automatically.
Magnetics
A Universal Magnetics module is used to provide isolation
and signal coupling onto the twisted pair cabling for both
10Base-T and 100Base-TX.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS2059GI-02 | 27 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS2304NZGI-1T | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS2304NZG-1LF | 2304 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS252MI-XXLF | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS252MI-XX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1890Y-4 | 制造商:ICS 功能描述:1890Y-4 |
| ICS1891 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
| ICS1891Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
| ICS1892 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。