- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11568 > IDT82V2108PXG (IDT, Integrated Device Technology Inc)IC FRAMER T1/J1/E1 8CH 128-PQFP PDF資料下載
參數(shù)資料
| 型號： | IDT82V2108PXG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 219/292頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRAMER T1/J1/E1 8CH 128-PQFP |
| 標(biāo)準(zhǔn)包裝： | 11 |
| 控制器類型： | T1/E1/J1 調(diào)幀器 |
| 接口： | 并聯(lián) |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 電流 - 電源： | 160mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-PQFP（14x20） |
| 包裝： | 托盤 |
| 其它名稱： | 82V2108PXG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁當(dāng)前第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁
IDT82V2108
T1 / E1 / J1 OCTAL FRAMER
Functional Description
22
March 5, 2009
3.5
HDLC RECEIVER (RHDLC)
The HDLC extraction is performed in this block. The HDLC
Receiver #1, #2 and #3 in E1 mode or the HDLC Receiver #1 and #2 in
T1/J1 ESF mode of each framer operate independently.
3.5.1
E1 MODE
Three HDLC Receiver blocks (#1, #2 and #3) are employed for
each framer to extract the HDLC link from the received data stream.
Before the HDLC link is selected, the TXCISEL (b3, E1-00AH) should be
set to ‘0’. Thus, the configuration of the Link Control and Bits Select reg-
isters (addressed from 028H to 02DH) is for RHDLC. Next, select one of
the three HDLC Receiver blocks by setting the appropriate bits in the
RHDLCSEL[1:0] (b7~6, E1-00AH). The #2 and #3 blocks can also be
disabled by setting the V52DIS (b3, E1-007H). Then the position of the
HDLC link is defined as follows:
1. Set the DL_EVEN (b7, E1-028H or b7, E1-02AH or b7, E1-
02CH) and/or the DL_ODD (b6, E1-028H or b6, E1-02AH or b6, E1-
02CH) to choose the even and/or odd frames (the even frames are FAS
frames while the odd frames are NFAS frames);
2. Set the DL_TS[4:0] (b4~0, E1-028H or b4~0, E1-02AH or b4~0,
E1-02CH) to define the time slot of the assigned frame (or to set the
TS16_EN (b5, E1-028H) to choose the TS16 of the assigned frame);
3. Set the DL_BIT[7:0] (b7~0, E1-029H or b7~0, E1-02BH or b7~0,
E1-02DH) to select the bits of the assigned time slot.
Three HDLC standards for E1 are defined and one is selected as
follows:
1. Common Channel Signaling (CCS) data link (extract the bits in
the TS16);
2. V5.1 / V5.2 D-channel and C-channels (extract the bits in any
time slot except TS16);
3. Sa-bit data link.
All the functions of the selected HDLC Receiver block is enabled
only if the EN (b0, E1-048H) is set to logic 1.
A normal HDLC packet consists of the following parts as shown in
Figure 5. HDLC Packet
Every HDLC packet starts with a 7E (Hex) opening flag sequence
and ends with the same flag. Before the closing flag sequence, two
bytes of CRC-CCITT frame check sequences (FCS) are provided to
check all the HDLC data. The received FCS will be compared with the
local calculated FCS.
A FIFO buffer is used to store the HDLC packet, that is, to store the
data whose stuffed zeros have been removed and the FCS. However,
when the address matching is enabled, the first and/or second byte
compares with the address setting in the PA[7:0] (b7~0, E1-04CH) and
the SA[7:0] (b7~0, E1-04DH), and only the data matching the address
mode set in the MEN (b3, E1-048H) and the MM (b2, E1-048H) is stored
into the FIFO. When address matching is disabled, all the HDLC data
are stored. The first 7E opening flag which activates the HDLC link and
the 7F (Hex) abort sequence which deactivates the HDLC link will also
be converted to dummy bytes and stored into the FIFO regardless of the
address being matched or not. These two types of flags will also assert
the COLS (b5, E1-04AH) to indicate the HDLC link status change. The
content in the FIFO is read in the RD[7:0] (b7~0, E1-04BH), and the sta-
tus of the bytes will be reflected in the PBS[2:0] (b3~1, E1-04AH). Both
of these registers (RD[7:0] (b7~0, E1-04BH) and PBS[2:0] (b3~1, E1-
04AH)) can not be accessed at a rate greater than 1/15 of the XCK rate.
The depth of the FIFO is 128 bytes. When the FIFO is empty, the
FE (b7, E1-04AH) will be set. If data is still written into the FIFO when
the FIFO is already full, the FIFO will be over-written. The over-written
condition will be indicated by the OVR (b6, E1-04AH) and forces the
FIFO to be cleared.
A logic 1 in the PKIN (b4, E1-04AH) indicates a non-abort HDLC
packet was received. The PKIN (b4, E1-04AH) is set regardless of the
status of the FCS condition or there being an integer or non-integer
number of bytes stored in the FIFO.
The HDLC packet will be forced to terminate for four reasons:
1. The 7F abort sequence is received;
2. More than 15 successive logic ones are received in the data
stream;
3. Set the TR (b1, E1-048H) to logic 1;
4. Set the EN (b0, E1-048H) from logic 1 to logic 0 and back to logic
1.
All the above methods will deactivate the HDLC link immediately
and the latter two means will also clean the FIFO and interrupts. A new
search for the 7E opening flag is also initiated.
The interrupt sources in this block are:
1. Receiving the first 7E opening flag sequence which terminates
all ones data and activates the HDLC link;
2. Receiving the 7E closing flag sequence;
3. Receiving the abort sequence;
4. Exceeding the set point of the FIFO which is defined in the
INTC[6:0] (b6~0, E1-049);
5. Over-writing the FIFO.
Any one of the interrupt sources will assert the INTR (b0, E1-04AH)
high. Then the INT pin will be low to report the interrupt if the INTE (b7,
E1-049H) is logic 1.
3.5.2
T1/J1 MODE
In the SF format, there is no HDLC link.
In the ESF format, two HDLC Receiver blocks (#1 and #2) are
employed for each framer to extract the HDLC link. Before the HDLC
link is selected, the TXCISEL (b3, T1/J1-00DH) should be set to ‘0’.
Thus, the configuration of the Link Control and Bits Select registers
(addressed from 070H to 071H) is for the RHDLC. Then, selected by the
Flag (7E)
HDLC Data
one byte
01111110
FCS
two bytes
one byte
01111110
n bytes
n
2
Flag (7E)
store in FIFO
(remove the stuffed zero)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-254-IX-S | CONVERTER MOD DC/DC 48V 75W |
| IDT82V2108PX | IC FRAMER T1/J1/E1 8CH 128-PQFP |
| VE-2TP-IX-S | CONVERTER MOD DC/DC 13.8V 75W |
| VE-2TN-IX-S | CONVERTER MOD DC/DC 18.5V 75W |
| PIC16LF1904-E/P | MCU 7KB FLASH 256B RAM 40PDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82V2108PXG8 | 功能描述:IC FRAMER T1/J1/E1 8CH 128-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| IDT82V2604 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:INVERSE MULTIPLEXING FOR ATM IDT82V2604 |
| IDT82V2604BB | 功能描述:IC INVERSE MUX 4CH ATM 208-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| IDT82V2604BBG | 功能描述:IC INVERSE MUX 4CH ATM 208-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| IDT82V2608 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:INVERSE MULTIPLEXING FOR ATM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。