- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9575 > IDT82V3155PVG8 (IDT, Integrated Device Technology Inc)IC PLL WAN T1/E1/OC3 DUAL 56SSOP PDF資料下載
參數(shù)資料
| 型號： | IDT82V3155PVG8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 9/34頁 |
| 文件大小： | 0K |
| 描述： | IC PLL WAN T1/E1/OC3 DUAL 56SSOP |
| 標準包裝： | 1,000 |
| 類型： | 時鐘/頻率發(fā)生器，多路復用器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum，T1/E1/OC3 |
| 輸入： | 時鐘 |
| 輸出： | CMOS，LVDS，TTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:12 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 32.768MHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-BSSOP（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 56-SSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 82V3155PVG8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
Functional Description
17
February 20, 2009
IDT82V3155
ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS
2.11
POWER SUPPLY FILTERING TECHNIQUES
To achieve optimum jitter performance, power supply filtering is
required to minimize supply noise modulation of the output clocks. The
common sources of power supply noise are switching power supplies
and the high switching noise from the outputs to the internal PLL. The
82V3155 provides separate power pins: VDDA and VDDD. VDDA pins are
for the internal analog PLL, and VDDD pins are for the core logic as well
as I/O driver circuits.
To minimize switching power supply noise generated by the
switching regulator, the power supply output should be filtered with
sufficient bulk capacity to minimize ripple and 0.1 uF (0402 case size,
ceramic) capacitors to filter out the switching transients.
For the 82V3155, the decoupling for VDDA and VDDD are handled
individually. VDDD and VDDA should be individually connected to the
power supply plane through vias, and bypass capacitors should be used
for each pin. Figure - 10 illustrates how bypass capacitor and ferrite
bead should be connected to each power pin.
The analog power supply VDDA should have low impedance. This
can be achieved by using one 10 uF (1210 case size, ceramic) and at
least two 0.1 uF (0402 case size, ceramic) capacitors in parallel. The 0.1
uF (0402 case size, ceramic) capacitors must be placed next to the
VDDA pins and as close as possible. Note that the 10 uF capacitor must
be of 1210 case size, and it must be ceramic for lowest possible ESR
(Effective Series Resistance). The 0.1 uF should be of case size 0402,
which offers the lowest ESL (Effective Series Inductance) to achieve low
impedance towards the high speed range.
For VDDD, at least three 0.1 uF (0402 case size, ceramic) and one 10
uF (1210 case size, ceramic) capacitors are recommended. The 0.1 uF
capacitors should be placed as close to the VDDD pins as possible.
Please refer to evaluation board schematic for details.
Figure - 10 IDT82V3155 Power Decoupling Scheme
SLF7028T-100M1R1
10
F
0.1
F
0.1
F
37
48
3.3 V
SLF7028T-100M1R1
10
F
0.1
F
0.1
F
13
19
0.1
F
26
3.3 V
IDT82V3155
V
DDA
V
DDA
V
DDD
V
DDD
V
DDD
V
SS
V
SS
V
SS
V
SS
V
SS
12
18
27
38
47
相關PDF資料 |
PDF描述 |
|---|---|
| MS27497T20F16S | CONN RCPT 16POS WALL MNT W/SCKT |
| SI5324B-C-GMR | IC CLOCK MULT 2KHZ-808MHZ 36VQFN |
| MS3450W20-18P | CONN RCPT 9POS WALL MNT W/PINS |
| VI-B33-IU | CONVERTER MOD DC/DC 24V 200W |
| MS3450L20-18PZ | CONN RCPT 9POS WALL MNT W/PINS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82V3202 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:EBU WAN PLL |
| IDT82V32021 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:EBU WAN PLL |
| IDT82V32021NLBLANK | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:EBU WAN PLL |
| IDT82V32021NLGBLANK | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:EBU WAN PLL |
| IDT82V3202EDGBLANK | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:EBU WAN PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復。