參數(shù)資料
型號(hào): IDT82V3202NLG8
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 34/117頁(yè)
文件大?。?/td> 0K
描述: IC PLL WAN EBU SGL 68-VFQFPN
標(biāo)準(zhǔn)包裝: 2,500
類(lèi)型: 時(shí)鐘/頻率發(fā)生器,多路復(fù)用器
PLL:
主要目的: 以太網(wǎng),SONET/SDH,Stratum
輸入: CMOS
輸出: CMOS,LVDS,PECL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 無(wú)/是
頻率 - 最大: 622.08MHz
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 68-VFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 68-VFQFPN(10x10)
包裝: 帶卷 (TR)
其它名稱: 82V3202NLG8
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
IDT82V3202
EBU WAN PLL
Functional Description
23
September 11, 2009
3.6
DPLL INPUT CLOCK SELECTION
The EXT_SW bit and the T0_INPUT_SEL[3:0] bits determine the
input clock selection, as shown in Table 6:
External Fast selection is done between IN1_CMOS and
IN2_CMOS.
Forced selection is done by setting the related registers.
Automatic selection is done based on the results of input clocks qual-
ity monitoring and the related registers configuration.
The selected input clock is attempted to be locked by T0 DPLL.
3.6.1
EXTERNAL FAST SELECTION
In External Fast selection, only IN1_CMOS and IN2_CMOS are
available for selection. Refer to Figure 6. The results of input clocks
quality monitoring (refer to Chapter 3.5 Input Clock Quality Monitoring)
do not affect input clock selection.
The T0 input clock selection is determined by the FF_SRCSW pin
after reset (this pin determines the default value of the EXT_SW bit dur-
ing
reset,
refer
to
the
IN1_CMOS_SEL_PRIORITY[3:0]
bits
and
the
IN2_CMOS_SEL_PRIORITY[3:0] bits, as shown in Figure 6 and
Figure 6. External Fast Selection
Table 6: Input Clock Selection
Control Bits
Input Clock Selection
EXT_SW
T0_INPUT_SEL[3:0]
1
don’t-care
External Fast selection
0
other than 0000
Forced selection
0000
Automatic selection
FF_SRCSW pin
IN1_CMOS
IN2_CMOS
IN1_CMOS_SEL_PRIORITY[3:0] bits
IN2_CMOS_SEL_PRIORITY[3:0] bits
attempted to be
locked in T0 DPLL
Table 7: External Fast Selection
Control Pin & Bits
the Selected Input Clock
FF_SRCSW (after reset)
IN1_CMOS_SEL_PRIORITY[3:0]
IN2_CMOS_SEL_PRIORITY[3:0]
high
other than 0000
don’t-care
IN1_CMOS
low
don’t-care
other than 0000
IN2_CMOS
相關(guān)PDF資料
PDF描述
VI-B4X-IU CONVERTER MOD DC/DC 5.2V 200W
M83723/72R1404N CONN RCPT 4POS WALL MT W/PINS
VI-B3W-IU CONVERTER MOD DC/DC 5.5V 200W
VI-B3V-IU CONVERTER MOD DC/DC 5.8V 200W
VI-B3T-IU CONVERTER MOD DC/DC 6.5V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82V3202NLGBLANK 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:EBU WAN PLL
IDT82V3255 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL
IDT82V3255_08 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL
IDT82V3255DK 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL
IDT82V3255DKG 功能描述:IC PLL WAN SMC STRATUM 3 64-TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT