- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377496 > INTELDX4 (Intel Corp.) Embedded Write-Back Enhanced Processor(32位回復(fù)嵌入式增強型處理器) PDF資料下載
參數(shù)資料
| 型號： | INTELDX4 |
| 廠商： | Intel Corp. |
| 英文描述： | Embedded Write-Back Enhanced Processor(32位回復(fù)嵌入式增強型處理器) |
| 中文描述： | 嵌入式回寫增強型處理器（32位回復(fù)嵌入式增強型處理器） |
| 文件頁數(shù)： | 22/50頁 |
| 文件大?。?/td> | 534K |
| 代理商： | INTELDX4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
Embedded Write-Back Enhanced IntelDX4 Processor
18
RDY#
I
Non-burst Ready
nput indicates that the current bus cycle is complete. RDY#
indicates that the external system has presented valid data on the data pins in
response to a read or that the external system has accepted data from the
Embedded Write-Back Enhanced IntelDX4 processor in response to a write. RDY#
is ignored when the bus is idle and at the end of the first clock of the bus cycle.
RDY# is active during address hold. Data can be returned to the Embedded Write-
Back Enhanced IntelDX4 processor while AHOLD is active.
RDY# is active LOW and is not provided with an internal pull-up resistor. RDY#
must satisfy setup and hold times t
16
and t
17
for proper chip operation.
BURST CONTROL
BRDY#
I
Burst Ready
nput performs the same function during a burst cycle that RDY#
performs during a non-burst cycle. BRDY# indicates that the external system has
presented valid data in response to a read or that the external system has
accepted data in response to a write. BRDY# is ignored when the bus is idle and at
the end of the first clock in a bus cycle.
BRDY# is sampled in the second and subsequent clocks of a burst cycle. Data
presented on the data bus is strobed into the Embedded Write-Back Enhanced
IntelDX4 processor when BRDY# is sampled active. If RDY# is returned simulta-
neously with BRDY#, BRDY# is ignored and the burst cycle is prematurely
aborted.
BRDY# is active LOW and is provided with a small pull-up resistor. BRDY# must
satisfy the setup and hold times t
16
and t
17
.
Burst Last
signal indicates that the next time BRDY# is returned, the burst bus
cycle is complete. BLAST# is active for both burst and non-burst bus cycles.
BLAST# is active LOW and is not driven during bus hold.
BLAST#
O
INTERRUPTS
RESET
I
Reset
input forces the Embedded Write-Back Enhanced IntelDX4 processorto
begin execution at a known state. The processor cannot begin executing instruc-
tions until at least 1 ms after V
, and CLK have reached their proper DC and AC
specifications. The RESET pin must remain active during this time to ensure
proper processor operation. However, for warm resets, RESET should remain
active for at least 15 CLK periods. RESET is active HIGH. RESET is asynchronous
but must meet setup and hold times t
20
and t
21
for recognition in any specific clock.
Maskable Interrupt
ndicates that an external interrupt has been generated. When
the internal interrupt flag is set in EFLAGS, active interrupt processing is initiated.
The Embedded Write-Back Enhanced IntelDX4 processorgenerates two locked
interrupt acknowledge bus cycles in response to the INTR pin going active. INTR
must remain active until the interrupt acknowledges have been performed to
ensure processor recognition of the interrupt.
INTR is active HIGH and is not provided with an internal pull-down resistor. INTR is
asynchronous, but must meet setup and hold times t
20
and t
21
for recognition in
any specific clock.
Non-Maskable Interrupt
request signal indicates that an external non-maskable
interrupt has been generated. NMI is rising-edge sensitive and must be held LOW
for at least four CLK periods before this rising edge. NMI is not provided with an
internal pull-down resistor. NMI is asynchronous, but must meet setup and hold
times t
20
and t
21
for recognition in any specific clock.
INTR
I
NMI
I
Table 8.
Embedded Write-Back Enhanced IntelDX4 Processor Pin Descriptions
(Sheet 3 of 8)
Symbol
Type
Name and Function
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IPS54511 | FULLY PROTECTED HIGH SIDE POWER MOSFET SWITCH |
| IPS5451 | FULLY PROTECTED HIGH SIDE POWER MOSFET SWITCH |
| IPS5451S | FULLY PROTECTED HIGH SIDE POWER MOSFET SWITCH |
| IPS5751 | FULLY PROTECTED HIGH SIDE POWER MOSFET SWITCH |
| IPS5751S | FULLY PROTECTED HIGH SIDE POWER MOSFET SWITCH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTELLIGENT CHARGER + 4AA | 制造商:Energizer 功能描述:Bulk |
| INTELLI-INCH-LR-STARTER K | 制造商:ALL MOTION 功能描述:Intelli-Inch Stepper & Controller Starter Kit |
| INTELLIPANEL | 制造商:GJD 功能描述:EXTENSION LEAD 8GANG INTELLIPANEL 制造商:GJD 功能描述:EXTENSION LEAD, 8GANG, INTELLIPANEL |
| INTELLIPLUG | 制造商:GLOBAL COMMUNICATIONS 功能描述:ADAPTOR 3WAY INTELLIPLUG |
| INTELLIPROBE 100 | 制造商:Fluke Networks 功能描述:TONE + PROBE KIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。