- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377552 > IS43R16800A-6 (Integrated Silicon Solution, Inc.) 8Meg x 16 128-MBIT DDR SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IS43R16800A-6 |
| 廠商： | Integrated Silicon Solution, Inc. |
| 英文描述： | 8Meg x 16 128-MBIT DDR SDRAM |
| 中文描述： | 8Meg × 16的128 - Mbit DDR SDRAM內(nèi)存 |
| 文件頁數(shù)： | 11/47頁 |
| 文件大小： | 473K |
| 代理商： | IS43R16800A-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. 00A
04/04/06
11
ISSI
IS43R16800A-6
MODE REGISTER DEFINITION
The mode register allows configuration of the operat-
ing mode of the DDR SDRAM. This register is loaded
as a step in the normal initialization of the device.
The Load Mode Register command samples the
values on inputs A0-A11, BA0 (Low) and BA1 (Low)
and stores them as register values M0-M13. The
values in the register determine the burst length,
burst type, CAS latency timing, and DLL Reset/Clear.
It should be noted that some bit values are reserved
and should not be loaded into the register. The data
in the mode register is retained until it is re-loaded or
the DDR SDRAM loses its power (except for bit M8,
which is cleared automatically). The register can be
loaded only if all banks are idle. After the Load
Mode Register command, a minimum time of tMRD
must pass before the subsequent command is
issued.
CAS LATENCY
After a Read command is issued to the device, a
latency of several clock cycles is necessary prior to
the validity of data on the data bus. Also known as
CAS Latency (CL), the value can be configured as 2 or
2.5, via the bits M4-M6 loaded into the register. The
maximum frequency allowed with the CAS setting is
defined in AC Electrical Characteristics. If CL values
are not defined, the device may not function properly.
MODE REGISTER DEFINITION
Latency Mode
M6 M5 M4
0
0
0
0
1
1
1
1
CAS Latency
Reserved
Reserved
2
Reserved
Reserved
Reserved
2.5
Reserved
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Operating Mode
M8 M7
0
1
— —
M6-M0
Defined
Defined
—
Mode
Standard Operation
Standard Operation w/DLL Reset
All Other States Reserved
0
0
Burst Type
M3
Type
0
1
Sequential
Interleaved
Burst Length
M2 M1 M0
0
0
0
0
1
1
1
1
M3=0
Reserved
2
4
8
Reserved
Reserved
Reserved
Reserved
M3=1
Reserved
2
4
8
Reserved
Reserved
Reserved
Reserved
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Address Bus (Ax)
Mode Register (Mx)
BA1 BA A11 A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Operating Mode
M13 M12
0
0
—
—
M11
0
—
M10
0
—
M9
0
—
Mode
Standard operation
All Other States Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS43R16800A-6T | 8Meg x 16 128-MBIT DDR SDRAM |
| IS43R16800A-6TL | 8Meg x 16 128-MBIT DDR SDRAM |
| IS43R16800A1 | 8Meg x 16 128-MBIT DDR SDRAM |
| IS43R16800A1-5TL | 8Meg x 16 128-MBIT DDR SDRAM |
| IS43R32400A | 4Meg x 32 128-MBIT DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS43R16800A-6T | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:8Meg x 16 128-MBIT DDR SDRAM |
| IS43R16800A-6TL | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:8Meg x 16 128-MBIT DDR SDRAM |
| IS43R16800C-5TL | 功能描述:動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 128M 8Mx16 200MHz RoHS:否 制造商:ISSI 數(shù)據(jù)總線寬度:16 bit 組織:1 M x 16 封裝 / 箱體:SOJ-42 存儲(chǔ)容量:16 MB 最大時(shí)鐘頻率: 訪問時(shí)間:50 ns 電源電壓-最大:7 V 電源電壓-最小:- 1 V 最大工作電流:90 mA 最大工作溫度:+ 85 C 封裝:Tube |
| IS43R16800C-5TL-TR | 功能描述:動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 128M 8Mx16 200MHz RoHS:否 制造商:ISSI 數(shù)據(jù)總線寬度:16 bit 組織:1 M x 16 封裝 / 箱體:SOJ-42 存儲(chǔ)容量:16 MB 最大時(shí)鐘頻率: 訪問時(shí)間:50 ns 電源電壓-最大:7 V 電源電壓-最小:- 1 V 最大工作電流:90 mA 最大工作溫度:+ 85 C 封裝:Tube |
| IS43R16800CC-5TL | 功能描述:動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 128M (8Mx16) 200MHz DDR 2.5v RoHS:否 制造商:ISSI 數(shù)據(jù)總線寬度:16 bit 組織:1 M x 16 封裝 / 箱體:SOJ-42 存儲(chǔ)容量:16 MB 最大時(shí)鐘頻率: 訪問時(shí)間:50 ns 電源電壓-最大:7 V 電源電壓-最小:- 1 V 最大工作電流:90 mA 最大工作溫度:+ 85 C 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。