- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373180 > KS9241B (SAMSUNG SEMICONDUCTOR CO. LTD.) CD-ROM Decoder(光盤驅(qū)動(dòng)器解碼器) PDF資料下載
參數(shù)資料
| 型號(hào)： | KS9241B |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | CD-ROM Decoder(光盤驅(qū)動(dòng)器解碼器) |
| 中文描述： | 的CD - ROM解碼器（光盤驅(qū)動(dòng)器解碼器） |
| 文件頁數(shù)： | 18/37頁 |
| 文件大?。?/td> | 211K |
| 代理商： | KS9241B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
KS9241B
CD-ROM DECODER
18
(c) Descrambling
Since CD ROM Disc is scrambled according to Polynomial X
15
+ X+1, it is required to descramble the CD ROM
Disc to restore the original data before storing the data. The data is stored by the 9-bit (Data 8-bit and Error Flag 1-
bit) at RAM. Scrambling is aimed to reduce the possibility of the same pattern as sync signal, and is performed for
2340 byte of 2352 byte, excluding sync data 12 byte. Besides, both circuits of scrambler and descrambler are same
and the configuration is as follows.
Figure 14.
DECODING BLOCK
The data written in CD-ROM Disc will have the format as follows depending on the mode and form.
Error correction is available in case of Form 1 of mode 1 or mode 2, and it is not available in case of form 2 of
mode 2. Real time error correction can be started on condition that the data of over 1 block (2352 byte) is buffered
at RAM. If the command of correction is given by micom, KS9241B will read data from RAM and generate
syndrome after that the value of error location is measured. As a result, error correction will start.
In CD-ROM, RS [26, 24] [45, 43] are used as code and called P code and Q code respectively. The error correction
of CD-ROM are performed in terms of 2340 byte excluding sync data. Both the lower byte of 16-bit 1 word data
written at even-numbered RAM address and the higher byte written in odd-numbered RAM address, are, LSB
plane and MSB plane, decoded by the 1176 byte.
12
4
2048
4
8
276
ECC
276
byte
Mode 1
Sync
12
Header
4
User Data
EDC
Space
4
8
2048
byte
Mode 2
Form 1
Sync
Header
Subheader
User Data
EDC
ECC
12
4
8
2048
4
byte
Mode 2
Form 1
Sync
Header
Subheader
User Data
EDC or Space
15 bit Shift Register
Preset Value
Bit Clock
Output data
Input data
(LSB First)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KS9245 | Automated CD-ROM Controller(光盤驅(qū)動(dòng)器控制器器) |
| KS9246 | ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS9284 | Digital Signal Processor(數(shù)字信號(hào)處理器) |
| KSA1013 | PNP (COLOR TV AUDIO OUTPUT) |
| KSA1013 | Color TV Audio Output Color TV Vertical Deflection Output |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KS9246 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS926S2 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS926S2_07 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS9282B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CMOS INTEGRATED CIRCUIT |
| KS9286 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DIGITAL SIGNAL PROCESSOR for CDP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。