參數(shù)資料
型號: M12S64322A-6TG
廠商: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC
元件分類: DRAM
英文描述: 512K x 32 Bit x 4 Banks Synchronous DRAM
中文描述: 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
封裝: 0.400 X 0.875 INCH, 0.50 MM PITCH, LEAD FREE, TSOP2-86
文件頁數(shù): 10/46頁
文件大?。?/td> 746K
代理商: M12S64322A-6TG
ES MT
M12S64322A
Elite Semiconductor Memory Technology Inc.
Publication Date: May. 2007
Revision
:
1.0
10/46
If both BA1 is “High” and BA0 is “Low” at read ,write , row active and precharge ,bank C is selected.
If both BA1 and BA0 are “High” at read ,write , row active and precharge ,bank D is selected
If A10/AP is “High” at row precharge , BA1 and BA0 is ignored and all banks are selected.
5.During burst read or write with auto precharge. new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at t
RP
after the end of burst.
6.Burst stop command is valid at every burst length.
7.DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (write DQM latency is 0), but
makes Hi-Z state the data-out of 2 CLK cycles after.(Read DQM latency is 2)
MODE REGISTER FIELD TABLE TO PROGRAM MODES
Register Programmed with MRS
Address
BA0~BA1
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Function
RFU
RFU
W.B.L
TM
CAS Latency
BT
Burst Length
Test Mode
CAS Latency
Burst Type
Burst Length
A8
A7
Type
A6
A5
A4
Latency
A3
Type
A2
A1
A0
BT = 0
BT = 1
0
0
Mode Register Set
0
0
0
Reserved
0
Sequential
0
0
0
1
1
0
1
Reserved
0
0
1
Reserved
1
Interleave
0
0
1
2
2
1
0
Reserved
0
1
0
2
0
1
0
4
4
1
1
Reserved
0
1
1
3
0
1
1
8
8
Write Burst Length
1
0
0
Reserved
1
0
0
Reserved Reserved
A9
Length
1
0
1
Reserved
1
0
1
Reserved Reserved
0
Burst
1
1
0
Reserved
1
1
0
Reserved Reserved
1
Single Bit
1
1
1
Reserved
1
1
1
Full Page Reserved
Full Page Length : 256
POWER UP SEQUENCE
1.Apply power and start clock, Attempt to maintain CKE = ”H”, DQM = ”H” and the other pin are NOP condition at the inputs.
2. Maintain stable power , stable clock and NOP input condition for a minimum of 200us.
3. Issue precharge commands for all banks of the devices.
4. Issue 2 or more auto-refresh commands.
5. Issue mode register set command to initialize the mode register.
cf.) Sequence of 4 & 5 is regardless of the order.
The device is now ready for normal operation.
Note : 1. RFU(Reserved for future use) should stay “0” during MRS cycle.
2. If A9 is high during MRS cycle, “ Burst Read single Bit Write” function will be enabled.
3. The full column burst (256 bit) is available only at sequential mode of burst type.
相關(guān)PDF資料
PDF描述
M12S64322A-7BG 512K x 32 Bit x 4 Banks Synchronous DRAM
M12S64322A-7TG 512K x 32 Bit x 4 Banks Synchronous DRAM
M13S128168A 2M x 16 Bit x 4 Banks Double Data Rate SDRAM
M13S128168A-5BG 2M x 16 Bit x 4 Banks Double Data Rate SDRAM
M13S128168A-5T 2M x 16 Bit x 4 Banks Double Data Rate SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M12S64322A-7BG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks Synchronous DRAM
M12S64322A-7TG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks Synchronous DRAM
M12SW 功能描述:測試接頭 Modular Oscilloscope RoHS:否 制造商:Murata 連接器類型: 設(shè)備類型: 顏色: 觸點材料:
M12T-04BFFB-SL7002 功能描述:CONN PLUG FMALE 4POS GOLD SCREW 制造商:amphenol ltw 系列:M 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭,母型插口 針腳數(shù):4 外殼尺寸 - 插件:M12-4 外殼尺寸,MIL:- 安裝類型:自由懸掛 端接:螺釘 緊固類型:有螺紋 朝向:T 侵入防護:IP67 - 防塵,防水 外殼材料,鍍層:鋅合金,鍍鎳 觸頭鍍層:金 特性:底殼,聯(lián)接螺母 電壓 - 額定:60VDC 額定電流:12A 觸頭鍍層厚度:- 工作溫度:-40°C ~ 105°C 標(biāo)準(zhǔn)包裝:10
M12T-04BMMB-SL7002 功能描述:CONN RCPT MALE 4POS GOLD SCREW 制造商:amphenol ltw 系列:M 包裝:散裝 零件狀態(tài):在售 連接器類型:插座,公形引腳 針腳數(shù):4 外殼尺寸 - 插件:M12-4 外殼尺寸,MIL:- 安裝類型:自由懸掛 端接:螺釘 緊固類型:有螺紋 朝向:T 侵入防護:IP67 - 防塵,防水 外殼材料,鍍層:鋅合金,鍍鎳 觸頭鍍層:金 特性:后殼 電壓 - 額定:60VDC 額定電流:12A 觸頭鍍層厚度:- 工作溫度:-40°C ~ 105°C 標(biāo)準(zhǔn)包裝:10