參數(shù)資料
型號(hào)： M7040N-100ZA1T
廠商： 意法半導(dǎo)體
英文描述： 64K x 72-bit Entry NETWORK PACKET SEARCH ENGINE
中文描述： 64K的× 72位的網(wǎng)絡(luò)數(shù)據(jù)包進(jìn)入搜索引擎
文件頁(yè)數(shù)： 20/159頁(yè)
文件大?。?/td> 1088K
代理商： M7040N-100ZA1T
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
M7040N
20/159
Command Bus (CMD[10:0].
[1:0] specifies the
command; [10:2] contains the command parame-
ters. The descriptions of individual commands ex-
plains the details of the parameters. The encoding
of commands based on the [1:0] field are:
–
00: PIO READ
–
01: PIO WRITE
–
10: SEARCH
–
11: LEARN
Command Valid (
CMDV)
.
Qualifies the CMD bus
as follows:
–
0: No Command
–
1: Command
Address/Data Bus (
DQ[71:0])
.
Carries the Read
and WRITE address as well as the data during
register, data, and mask array operations. It car-
ries the compare data during search operations. It
also carries the SRAM address during SRAM PIO
accesses.
READ Acknowledge (ACK).
Indicates that valid
data is available on the DQ Bus during register,
data, and mask array READ operations, or the
data is available on the SRAM data bus during
SRAM READ operations.
Note:
ACK Signals require a weak external pull-
down resistor such as 47 or 100 K
.
End of Transfer (EOT).
Indicates
burst transfer during READ or WRITE burst oper-
ations.
Note:
EOT Signals require a weak external pull-
down resistor such as 47 K
or 100 K
.
SEARCH Successful Flag (SSF).
When assert-
ed, this signal indicates that the device is the glo-
bal winner in a SEARCH operation.
SEARCH Successful Flag Valid (SSV).
When
asserted, this signal qualifies the SSF signal.
Multiple Hit Flag (MULTI_HIT).
When asserted,
this signal indicates that there is more than one lo-
cation having a match on this device.
High Speed (HIGH_SPEED).
When this signal is
high, the device will run up to 100MHz and perform
100 million searches per second. However, in this
mode, a TLSZ value of '00' is not supported in a
system of a single device. Furthermore, the device
will only support a TLSZ of '00' and '01' if more
than one device is cascaded to form database ta-
bles.
the
end
of
Clock Tune [3:0] (CLK_TUNE[3:0]).
These test
pins should be set to logic level 1001.
SRAM Address (SADR[23:0]).
This
tains address lines to access off-chip SRAMs that
contain associative data. See Table 52, page 128
for the details of the generated SRAM address. In
a database of multiple M7040Ns, each corre-
sponding bit of SADR from all cascaded devices
must be connected.
SRAM Chip Enable (CE_L).
This is Chip Enable
control for external SRAMs. In a database of mul-
tiple M7040Ns, CE_L of all cascaded devices
must be connected. This signal is then driven by
only one of the devices.
SRAM Write Enable (WE_L).
This is Write En-
able control for external SRAMs. In a database of
multiple M7040Ns, WE_L of all cascaded devices
must be connected together. This signal is then
driven by only one of the devices.
SRAM Output Enable (OE_L).
This
Enable control for external SRAMs. Only the last
device drives this signal (with the LRAM bit set).
Address Latch Enable (ALE_L).
When this sig-
nal is low, the addresses are valid on the SRAM
Address Bus. In a database of multiple M7040Ns,
the ALE_L of all cascaded devices must be con-
nected. This signal is then driven by only one of
the devices.
Local Hit In (LHI[6:0]).
These
cade the device to form a larger table size. One
signal of this bus is connected to the LHO[1] or
LHO[0] of each of the upstream devices in a block.
Connect all unused LHI pins to a logic '0.' (For
more
information,
see
page 124.)
Local Hit Out (LHO[1:0]).
LHO[1]
are the same logical signal. LHO[1] or LHO[0] is
connected to one input of the LHI bus of up to four
downstream devices (in a block that contains up to
eight
devices).
(For
more
DEPTH-CASCADING, page 124.)
Block Hit In (BHI[2:0]).
Inputs from the previous
BHO[2:0] are tied to the BHI[2:0] of the current de-
vice (see DEPTH-CASCADING, page 124). In a
four-block system, the last block can contain only
seven devices because the ID code 11111 is used
for broadcast access.
Block Hit Out (BHO[2:0]).
These outputs from
the last device in a block are connected to the
BHI[2:0] inputs of the devices in the downstream
blocks (see DEPTH-CASCADING, page 124).
bus
con-
is
Output
pins
depth-cas-
DEPTH-CASCADING,
and
LHO[0]
information,
see
相關(guān)PDF資料
PDF描述
M708 PCM REMOTE CONTROL TRANSMITTER
M708A PCM REMOTE CONTROL TRANSMITTER
M708B1 PCM REMOTE CONTROL TRANSMITTER
M708AB1 PCM REMOTE CONTROL TRANSMITTER
M709 PCM REMOTE CONTROLL TRANSMITTERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M7041 制造商:Tamura Corporation of America 功能描述:
M7045 制造商:Tamura Corporation of America 功能描述:
M705-5090142 功能描述:直流電源連接器 FEMALE STEREO JACK RoHS:否 制造商:Kycon 產(chǎn)品:Receptacles 觸點(diǎn)內(nèi)徑: 觸點(diǎn)外徑: 中心腳長(zhǎng)度: 電流額定值:7.5 A 電壓額定值:20 V 安裝角:Right 安裝風(fēng)格:Cable
M705-5090242 功能描述:RCA Phono連接器 FEMALE STEREO JACK RoHS:否 制造商:Neutrik 型式:Male 端接類型:Solder 安裝風(fēng)格:Cable 方向:Horizontal
M705-510046 功能描述:RCA Phono連接器 DC JACKS RoHS:否 制造商:Neutrik 型式:Male 端接類型:Solder 安裝風(fēng)格:Cable 方向:Horizontal
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*