![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_397.png)
MB90560 series
CHAPTER 13 UART
373
G
Transmission Interrupt
When transmission data is transferred from the serial output data register (SODR0/1) to the
transfer shift register, the TDRE bit of the serial status register (SSR0/1) is set to “1”. When the
transmission interrupts have been enabled (SSR0/1: TIE=1), a transmission interrupt request is
generated to the interrupt controller.
I
UART Interrupts and EI2OS
Table 13.5.2
UART interrupts and EI2OS
: Provided with a function that detects a UART reception error and stops EI2OS
: Usable when interrupt causes that share the ICR13 and ICR14 or the interrupt vectors are not used
I
UART EI2OS Functions
UART has a circuit for operating EI2OS, which can be started up for either reception or
transmission interrupts.
G
For Reception
EI2OS can be used regardless of the status of other resources.
G
For Transmission
UART shares the interrupt registers (ICR13 and ICR14) with the UART reception interrupts.
Therefore, EI2OS can be started up only when no UART reception interrupts are used.
Interrupt cause
Interrupt
number
Interrupt control register
Vector table address
EI2OS
Register name
Address
Lower
Upper
Bank
UART1
reception interrupt
#37(25H)
ICR13
0000BDH
FFFF68H
FFFF69H
FFFF6AH
UART1
transmission
interrupt
#38(26H)
ICR13
0000BDH
FFFF64H
FFFF65H
FFFF66H
UART0
reception
interrupt
#39(27H)
ICR14
0000BEH
FFFF60H
FFFF61H
FFFF62H
UART0
transmission
interrupt
#40(28H)
ICR14
0000BEH
FFFF5CH
FFFF5DH
FFFF5EH