MOTOROLA
M68040 USER’S MANUAL
ix
TABLE OF CONTENTS (Continued)
Paragraph
Number
Page
Number
Title
5.4.2
5.4.3
5.4.4
5.4.5
5.4.6
5.5
5.5.1
5.5.2
5.6
5.6.1
5.6.2
5.6.3
5.7
5.7.1
5.7.2
5.7.3
5.8
5.8.1
5.8.2
5.8.3
5.9
5.9.1
5.9.2
5.9.3
5.10
5.11
5.12
5.12.1
5.12.2
5.12.3
5.12.4
5.12.5
5.13
5.14
Transfer in Progress (
TIP
) .................................................................
Transfer Acknowledge (
TA
)...............................................................
Transfer Error Acknowledge (
TEA
)....................................................
Transfer Cache Inhibit (
TCI
) ..............................................................
Transfer Burst Inhibit (
TBI
).................................................................
Snoop Control Signals...........................................................................
Snoop Control (SC1, SC0) ................................................................
Memory Inhibit (
MI
)............................................................................
Arbitration Signals .................................................................................
Bus Request (
BR
)..............................................................................
Bus Grant (
BG
) ..................................................................................
Bus Busy (
BB
)....................................................................................
Processor Control Signals.....................................................................
Cache Disable (
CDIS
)........................................................................
Reset In (
RSTI
) ..................................................................................
Reset Out (
RSTO
)..............................................................................
Interrupt Control Signals........................................................................
Interrupt Priority Level (
IPL2
–
IPL0
)....................................................
Interrupt Pending Status (
IPEND
) ......................................................
Autovector (
AVEC
).............................................................................
Status And Clock Signals......................................................................
Processor Status (PST3–PST0)........................................................
Bus Clock (BCLK)..............................................................................
Processor Clock (PCLK)—Not on MC68040V and MC68EC040V ...
MMU Disable (
MDIS
)—Not on MC68EC040.........................................
Data Latch Enable (DLE)—Only on MC68040......................................
Test Signals ..........................................................................................
Test Clock (TCK) ...............................................................................
Test Mode Select (TMS)....................................................................
Test Data In (TDI) ..............................................................................
Test Data Out (TDO) .........................................................................
Test Reset (
TRST
)—Not on MC68040V and MC68EC040V.............
Power Supply Connections...................................................................
Signal Summary....................................................................................
5-8
5-8
5-8
5-9
5-9
5-9
5-9
5-9
5-10
5-10
5-10
5-10
5-10
5-10
5-11
5-11
5-11
5-11
5-12
5-12
5-12
5-12
5-14
5-14
5-14
5-14
5-15
5-15
5-15
5-15
5-15
5-15
5-15
5-16
Section 6
IEEE 1149.1 Test Access Port (JTAG)
Overview ...............................................................................................
Instruction Shift Register .......................................................................
EXTEST.............................................................................................
6.1
6.2
6.2.1
6-2
6-3
6-3