參數(shù)資料
型號(hào)： MC68HC05C5CFN
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44
封裝： PLASTIC, LCC-44
文件頁數(shù)： 21/58頁
文件大?。?/td> 166K
代理商： MC68HC05C5CFN
Page 22
MOTOROLA
Section 4: CPU Core
MC68HC05C5 Specification Rev. 1.2
4.3.5
INDEXED, NO OFFSET
In the indexed, no offset addressing mode, the effective address of the argument is
contained in the 8-bit index register. This addressing mode can access the first 256
memory locations. These instructions are only 1 byte long. This mode is often used to
move a pointer through a table or to hold the address of a frequently referenced RAM or
I/O location.
4.3.6
INDEXED, 8-BIT OFFSET
In the indexed, 8-bit offset addressing mode, the effective address is the sum of the
contents of the unsigned 8-bit index register and the unsigned byte following the opcode.
This addressing mode is useful for selecting the K
th element in an n element table. With
this 2-byte instruction, K would typically be in X and the address of the beginning of the
table would be in the instruction. As such, tables may begin anywhere within the first 256
addressable locations and could extend as far as location 510 ($01FE). This is the last
location which can be accessed in this way.
4.3.7
INDEXED, 16-BIT OFFSET
In the indexed, 16-bit offset addressing mode, the effective address is the sum of the
contents of the unsigned 8-bit index register and the 2 unsigned bytes following the
opcode. This address mode can be used in a manner similar to indexed, 8-bit offset
except that this 3-byte instruction allows tables to be anywhere in memory. As with direct
and extended addressing, the Motorola assembler determines the shortest form of
indexed addressing.
4.3.8
BIT SET/CLEAR
In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and
the byte following the opcode specifies the direct addressing of the byte in which the
specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory,
including I/O, can by selectively set or cleared with a single 2-byte instruction.
4.3.9
BIT TEST AND BRANCH
The bit test and branch addressing mode is a combination of direct addressing and
relative addressing. The bit that is to be tested and its condition (set or clear), is included
in the opcode. The address of the byte to be tested is in the single byte immediately
following the opcode byte. The signed relative 8-bit offset in the third byte is added to the
PC if the specified bit is set or cleared in the specified memory location. This single 3-
byte instruction allows the program to branch based on the condition of any readable bit
in the first 256 locations of memory. The span of branching is from -128 to +127 from the
address of the next opcode. The state of the tested bit is also transferred to the carry bit
of the condition code register.
相關(guān)PDF資料
PDF描述
MC68HC05C5P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40
MC68HC05C8ACP 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40
MC68HC05C8AFBE 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44
MC68HC05C8AVB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP42
MC68HCL05C8AB 8-BIT, MROM, MICROCONTROLLER, PDIP42
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05C8 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:PROGRAMMING REFRERENCE GUIDE
MC68HC05C8A 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Microcontrollers
MC68HC05C8ACFN 制造商:Motorola Inc 功能描述:MicroController, 8-Bit, 44 Pin, Plastic, PLCC
MC68HC05C9 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:TECHNICAL DATA
MC68HC05C9A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*