- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45218 > MC68HC05C5CFN (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05C5CFN |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 40/58頁 |
| 文件大?。?/td> | 166K |
| 代理商： | MC68HC05C5CFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
Page 39
Section 7: Simple Input/Output Port
MOTOROLA
MC68HC05C5 Specification Rev. 1.2
SECTION 7
SIMPLE SERIAL INPUT/OUTPUT PORT
This device includes a simple synchronous Serial I/O Port (SIOP). The SIOP is a three-
wire master/slave system including Serial Clock (SCK), Serial Data Input (SDI), and Serial
Data Output (SDO). A mask programmable option determines whether the SIOP is MSB
or LSB first.
7.1
SIGNAL FORMAT
7.1.1
SCK
The state of SCK between transmissions must be logic ’1’ for CPOL set and logic ’0’ for
CPOL clear. The first transition of SCK signals the beginning of a transmission. At this
time, the first bit of received data is accepted at the SDI pin and the first bit of transmitted
data is presented at the SDO pin. Data is captured at the SDI pin on the rising edge of
SCK. Subsequent falling edges shift the data and accept or present the next bit. The
transmission is ended upon the eighth rising edge of SCK. The maximum frequency of
SCK in slave mode is equal to E (bus clock) divided by 4. That is for a 4 MHz oscillator
input E becomes 2 MHz and the maximum SCK frequency is 500 KHz. There is no
minimum SCK frequency.
In master mode, the format is identical except that the SCK pin is an output and the shift
clock now originates internally. The master mode transmission frequency is fixed at E/4.
7.1.2
SDO
A mask programmable option will be included to allow data to be transmitted in either MSB
first format or LSB first format. In either case, the state of the SDO pin will always reflect
the value of the first bit received on the previous transmission if there was one. Upon
enabling the SIOP, SDO will always be driven to a logic one by the SIOP subsystem.
Figure 7-1: SIOP Block Diagram
8-BIT SHIFT REGISTER
D
Q
R
C
RESET
SDO
SCK
SDI
MSB/LSB MASK OPTION
DATA BUS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05C5P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05C8ACP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05C8AFBE | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05C8AVB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP42 |
| MC68HCL05C8AB | 8-BIT, MROM, MICROCONTROLLER, PDIP42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05C8 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:PROGRAMMING REFRERENCE GUIDE |
| MC68HC05C8A | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Microcontrollers |
| MC68HC05C8ACFN | 制造商:Motorola Inc 功能描述:MicroController, 8-Bit, 44 Pin, Plastic, PLCC |
| MC68HC05C9 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:TECHNICAL DATA |
| MC68HC05C9A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。